
# Half Bridge Controller and Driver for Industrial Linear Tubes

The MC33157 includes the oscillator circuit and two output channels to control a half-bridge power stage.

One of the channels is ground–referenced. The second one is floating to provide a bootstrap operation for the high side switch.

#### **Dedicated Driver for Industrial Linear Tubes**

- Main oscillator is current controlled, making it easy to set up by a single external resistor. On top of that, such a feature is useful to implement a dimming function by frequency shift.
- Filament pre-heating time control built-in.
- The strike sequence is controllable by external passive components, the resonant frequency being independently adjustable. This frequency can be made different from the pre-heating and the steady state values. A frequency sweep between two defined values makes this IC suitable for any series resonant topologies.
- Dedicated internal comparator provides an easy lamp strike detection implementation.
- Digital RESET pin provides a fast reset of the system (less than 10μs). Both output MOSFET are set to "OFF" state when RESET is zero.
- Adjustable dead time makes the product suitable for any snubber capacitor and size of MOSFET used as power switches.
- Designed to be used with standard setting capacitors  $\leq$  470nF.
- A voltage reference, derived from the internal bandgap, is provided for external usage. This voltage is 100% trimmed at probe level yielding a 2% tolerance over the temperature range.






#### **ON Semiconductor**

Formerly a Division of Motorola http://onsemi.com



SO-16L DW SUFFIX CASE 751G

## PIN CONNECTIONS AND MARKING DIAGRAM



AWL = Manufacturing Code YYWW = Date Code

(Top View)

#### **ORDERING INFORMATION**

Device	Package	Shipping
MC33157DW	Plastic SO-16L	47 Units / Rail

#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
High Side Max Voltage	VHS	600	V
Differential Max Voltage V <sub>HS</sub> – V <sub>OUT</sub>	ΔVHS	16	V
High Side Output Voltage Range	VHO	V <sub>OUT</sub> -0.3 to V <sub>HS</sub> +0.3	V
Low Side Output Voltage Range	V <sub>LO</sub>	-0.3 to +16	V
Max V <sub>HS</sub> Allowable Slew Rate	dV <sub>HS</sub> /dt	±10	V/ns
Max V <sub>HO</sub> /V <sub>LO</sub> Allowable Slew Rate	dV <sub>HO</sub> /dt, dV <sub>LO</sub> /dt	±10	V/ns
Supply Voltage (Note 1)  Maximum Power Dissipation @ T <sub>A</sub> = 50°C  Thermal Resistance Junction—to—Air  Operating Junction Temperature	VDD PD R <sub>θ</sub> JA TJ	16 600 140 –40 to +150	V mW °C/W °C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C
Electrostatic Discharge [HBMI]	ESD	2.0	kV

# **ELECTRICAL CHARACTERISTICS** ( $V_{DD} = 14V$ . All parameters are specified for $-20^{\circ}$ C to $85^{\circ}$ C ambient temperature unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
SUPPLY VOLTAGE					
Input Threshold Voltage Turn–On Turn–Off	UVON UVOFF	11 8.0	12 8.5	12.8 9.0	V
Clamp Voltage @ ICLAMP = 10 mA	VCLAMP	15	16	16.5	V
Supply Current (Note 2)	IS		12		mA
Standby Current at No Load @ VDD < UVOFF	ISTDBY		1.5		mA
Quiescent Current at No Load @ VDD > UVON	IQ		2.5		mA
OUTPUT DRIVERS (V <sub>LO</sub> , V <sub>HO</sub> )			•		
High Side VDSON @ Source current = 250 mA	V <sub>DS</sub> (P)	_	880	1500	mV
Low Side VDSON @ Sink current = 300 mA	V <sub>DS</sub> (N)	-	880	1500	mV
High Side / Low Side rise time @ COUT = 2 nF	t <sub>r</sub>		40		ns
High Side / Low Side fall time @ COUT = 2 nF	tf		35		ns
OSCILLATOR					-
Output Max Frequency	fosc			250	kHz
Internal Master Clock Duty Cycle	DC	-	50	-	%
System operation programming recommended values	ROP RPH RENDSWEEP RDTA COP	68 68 68 10 100		560 560 2200 250 560	kΩ kΩ kΩ kΩ pF
V <sub>COP</sub> High threshold		ı	4.2	_	V
V <sub>COP</sub> Low threshold		_	2.8	_	V
ICOP discharging current		_	400	_	μΑ
ICOP over IROP current ratio		-	2.0	_	

**ELECTRICAL CHARACTERISTICS (continued)** ( $V_{DD} = 14V$ . All parameters are specified for  $-20^{\circ}$ C to  $85^{\circ}$ C ambient temperature unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit	
TIMING						
Preheat timing capacitor pulsed charging current (Duty Cycle=1/16)	ItpH	14	16	17	μА	
Filament preheat time with $C_{PH} = 0.47 \mu F$	t <sub>PH</sub>	_	2.0	_	s	
Strike sequence recycling time with $C_{PH} = 0.47  \mu F$	<sup>t</sup> SK	_	125	_	ms	
CPH charging current ratio	9	_	1/16	_		
Strike sequence restart blanking time with C <sub>PH</sub> = 470nF	t <sub>bk</sub>	_	10	_	ms	
Dead time: externally adjustable by Rdt	dt	0.3	_	2.5	μs	
Dead time adjust resistance (Recommended range)	Rdt	10	_	220	kΩ	
Dead time tolerance	dt <sub>Tol</sub>		±10		%	
VOLTAGE REFERENCE						
Voltage reference @ I <sub>LOAD</sub> = 500 μA, T <sub>J</sub> = 25°C	VREF	_	7.0	_	V	
Line regulation @ I <sub>LOAD</sub> = 500 μA, T <sub>J</sub> = 25°C	ΔVREF	_	10	_	mV	
Load regulation @ I <sub>LOAD</sub> = 500 μA to 5 mA	ΔVREF	_	10	_	mV	
Maximum load current	IREFMAX	_	_	25	mA	
Total V <sub>REF</sub> variation over Line, Temperature, Load	V <sub>REF</sub>	6.85	7.0	7.15	V	
INPUT						
Strike detect high voltage threshold	VTH <sub>SD</sub> HI	_	4.0	_	V	
Strike detect low voltage threshold	VTH <sub>SD</sub> LO	_	3.75	_	V	
Maximum current on strike detect input @ Regulation level	I <sub>SD</sub> HI	_	_	10	nA	
Maximum voltage on strike detect @ Regulation level	V <sub>SD</sub> HI	_	-	7.0	V	
Maximum current on strike detect input @ Low level	I <sub>SD</sub> LO	_	_	10	nA	
Maximum strike detect voltage negative input	V <sub>SD</sub> NEG	_	-	-0.3	V	
Strike detect minimum pulse width	SDPW	50	100	_	ns	
RESET high voltage	RSTHI		1.8	2.2	V	
RESET low voltage	RSTLO	1.6	1.8	_	V	
RESET input current @ high voltage		-	-20	_	μА	
RESET input current @ low voltage		-	-20	-	μΑ	
RESET maximum voltage		_	_	7.0	V	
RESET maximum negative voltage		_	_	-0.3	V	

#### NOTES:

<sup>(1)</sup> Since this device has a built–in zener, one cannot use a low impedance supply to drive this pin. Having a current limit mode by external means is mandatory.

<sup>(2)</sup> Test Conditions:  $C_{OUT} = 2.2 \text{ nF}$ , f = 100 kHz,  $V_{DD} = 15 \text{V}$ .

#### PIN FUNCTION DESCRIPTION

Pin	Symbol	Function	Description	
1	V <sub>DD</sub>	Supply voltage input	This pin provides the DC supply to the circuit. The voltage is internally clamped by a zener connected to the ground. It is NOT allowed to use a DC low impedance power supply to feed this pin, but limiting the current by an external resistor is mandatory. It is recommended to damp this pin to ground by an electrolytic capacitor connected close to pin 1.	
2	+V <sub>ref</sub>	Voltage reference output	This pin provides a +7V voltage reference derived from the internal bandgap. The +Vref can supply up to 25 mA and shall be decoupled to ground by a 220nF ceramic capacitor	
3	СРН	Preheat timing capacitor	This capacitor sets two timings: filaments preheat time ( $t_{PH}$ ) and strike sequence recycle time ( $t_{SK}$ ). It is charged with a constant current and cares must be observed to minimize the leakage current at this pin to get the expected timing. Typically, a 0.47 $\mu$ F capacitor will give a 2 seconds pre–heating time and a 125 ms strike sequence recycle time. (See details given by figure 9)	
4	R <sub>PH</sub>	Preheat and Strike frequencies adjustment resistors	The RPH resistor together with RENDSWEEP and COP defines the frequency used to preheat the filaments ( $f_{PH} = f_1$ ). RENDSWEEP defines the strike frequency ( $f_{ENDSWEEP} = f_2$ ). During the sweep timing, the frequency will sweep from the high pre–heating $f_1$ to the low strike $f_2$ values. Normally, $f_1$ is far from the LC resonance but $f_2$ is close enough to generate the high voltage across the fluorescent tube. (See details given by figure 9)	
5	C <sub>SWEEP</sub>	Frequency sweep timing capacitor	This timing define the sweep time from $f_1$ to $f_2$ . Since the timing capacitor is charged with a low constant current, cares must be observed to minimize the leakage current at this pin to get the expected timing. Since this capacitor is charged through resistor $R_{PH}$ , the voltage rises according to an exponential and the frequency shifts with the same law.	
6	COP	Oscillator capacitor	This pin defines the steady state operation frequency ( $f_3 = f_{OP}$ ) of the controller. Since this timing capacitor is charged with a low constant current, cares must be observed to minimize the leakage current at this pin to get the expected frequency. Film type capacitor are recommended (polycarbonate).	
7	ICO	Steady state operating frequency adjustment current input	Since the circuit uses a Current Controlled Oscillator (ICO), the current forced into this pin will control the operating frequency. The allowable current range is from 1 $\mu$ A to 500 $\mu$ A. The +Vref output can be used to provide the voltage across ROP. An auxiliary voltage source can be used to implement a dimming function.	
8	DTA	Dead Time Adjust	This pin provides an access to the internal timing system to adjust the dead time between the gate drive of the High and Low power switches connected, respectively, to pin $V_{HO}$ and $V_{LO}$ .	
9	SD	Strike detection input	This pin drives a comparator, with an internal fixed reference, and acknowledges the tube strike. When a negative going slope (across the internal reference) is detected, the system considers the lamp has struck and the oscillator jumps from the present frequency value, which is within the window defined by RPH and RENDSWEEP to the steady state value defined by ROP. If no negative going slope is detected on this pin, the system will repeat the sweep and strike sequence four times, then stops. The circuit will re–start from either a RESET, or by pulling +VDD to ground. The input signal can be either a logic level or an analog voltage ramping up from zero to +Vref followed by a negative going slope to zero. In any case, the positive pulse width must be 1 $\mu$ s minimum. The pcb layout must be designed to minimize the noise at this pin. (See details given by figures 8, 9, & 10)	
10	RESET	Master reset input	Forcing a logic zero to this pin (HCMOS low level) will reset the circuit, initializing a frequency sweep and lamp strike sequence. The master reset does not include the pre–heating timing. The minimum pulse width requested is 10μs to guarantee a reset state. However, this pin has no built in filtering and a shorter pulse may initialize a reset sequence: it is the responsibility of the designer to make sure that no noise or parasitic pulse are developed at the RESET input. A full re–start of the sequence, including the pre–heating time, can be initialized by pulling the +V <sub>DD</sub> pin to ground. In this case, +V <sub>DD</sub> and RESET must be simultaneously released to a high state. When RESET is asserted low (active) both outputs MOS are biased in the off condition. An internal 20μA pull up current forces the pin to logic one, allowing the designer to left this pin open if the RESET function is not used. In order to avoid any uncontrolled state of the output drivers, it is recommended to set up a 10ms low level at pin 10. The reset is activated in less than 10 microsecond, but releasing this pin while the Vcc supply is high (above 300V) can generate a random operation, depending upon the dv/dt coming from the power supply.	

#### PIN FUNCTION DESCRIPTION (continued)

Pin	Symbol	Function	Description
11	GND	Ground (zero voltage reference)	Since high and fast currents circulate in the circuit, it is mandatory to build a single ground point in the system.
12	V <sub>LO</sub>	Low side driver output	This pin provides the V <sub>GS</sub> to drive the Low side power MOSFET.
13	NC	Not Connected	
14	Vout	High side common point / Half bridge output	This pin is connected to the output of the half bridge and is referenced for the High side switch.
15	VHO	High side driver output	This pin provides the V <sub>GS</sub> to drive the High side power MOSFET.
16	VHS	High voltage boost supply	The gate drive of the High side switch is derived from this voltage.




Figure 1. PIN 6 COP INPUT




Figure 2. PIN 3 CPH INPUT





Figure 3. PIN 10 RESET






Figure 7. PIN 2, 4 & 5 V<sub>ref</sub>, R<sub>PH</sub> & C<sub>SWP</sub>





Figure 8. STRIKE DETECTION



 $f_1$  =  $f_{PH}$ , preheating frequency adjusted by  $R_{PH}$  and  $R_{ENDSWEEP}$ 


 $f_2$  =  $f_{ENDSWEEP}$ , end of sweep frequency, adjusted by  $R_{ENDSWEEP}$  (pin 2). In any case  $f_1 \ge f_2$ 

 $f_3 = f_{OP}$ , operating frequency controlled by the  $I_{CO}$  current (pin 7) and capacitor  $C_{OP}$ 

 $t_{PH}$  = (C<sub>PH</sub> \* 2/3 \* Vref) / ( $\partial$  \*  $I_{tPH}$ )

"OFF" state: High side switch OFF, Low side switch ON

Figure 9. TIMING DIAGRAM (Normal startup sequence and UVLO reset)



Previous On state


When  $\overline{\text{RESET}}$  pin is released to a logic one, the system jumps to the preheat frequency as defined by RPH, then executes a frequency sweep down to fendsweep, as defined by Rendsweep, and waits until a strike detection signal is applied to pin 9. There is no preheating timing performed after a reset coming from pin 10.

RESET logic level is CMOS compatible.

Note: Strike detection lever can be either digital – CMOS or analog as depicted here above, as long as the signal fulfills the  $SD_{HIGH}$  and  $SD_{LOW}$  values and timing.

OFF STATE: both output MOSFET are biased in the off condition.

Figure 10. TIMING DIAGRAM (External reset)



 $t_{SF}$ : Sweep Frequency time. This time is given by the RC network built with  $C_{SWEEP}$  and  $R_{PH}$ .  $t_{SK}$ : Sweep sequence recycle time. This time is derived by integrating a constant DC current in capacitor  $C_{PH}$ . There is a fixed ratio ( $\partial$ ) between the preheating time  $t_{PH}$  and strike sequence recycle time  $t_{SK}$ .  $t_{fEND}$ : Time during which  $f = (f_{ENDSWP})$ . This time is equal to  $t_{SK} - t_{SF}$ .

The controller repeats the  $f_{SWEEP}$  and the strike sequence until there is a STRIKE signal coming from the external circuit, or until FOUR sequences have been counted. Following a non strike situation, the controller goes in a full STOP and can be reinitialized by either pulling the  $V_{DD}$  pin 1 to ground or by forcing a low to the  $\overline{RESET}$  pin 9. The controller assumes the lamp has struck when a negative going transient is applied on the STRIKE detection pin 10. On the other hand, in order to avoid false strike information, the controller force a blank time between the end of  $t_{SWEEP}$  and the start of the next sequence.

Figure 11. TIMING DIAGRAM (no strike conditions)





Figure 12. OUTPUT = f (freq) @ Lc = 1.5 mH, Cs = 6.8 nF




TO SEE: AN1682 (Using the MC33157 Electronic Ballast Controller)

Figure 13. Typical Application Schematic Diagram

#### **PACKAGE DIMENSIONS**

SO-16L **DW SUFFIX** PLASTIC PACKAGE CASE 751G-03 **ISSUE B** 



- NOTES:
  1. DIMENSIONS ARE IN MILLIMETERS.
  2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
  3. DIMENSIONS D AND E DO NOT INLCUDE MOLD PROTRUSION.
  4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
  5. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF THE B DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		
DIM	MIN	MAX	
Α	2.35	2.65	
A1	0.10	0.25	
В	0.35	0.49	
С	0.23	0.32	
D	10.15	10.45	
Ε	7.40	7.60	
е	1.27 BSC		
Н	10.05	10.55	
h	0.25	0.75	
L	0.50	0.90	
A	0 °	7 °	

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### **PUBLICATION ORDERING INFORMATION**

#### USA/EUROPE Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line\*: 303-675-2167

800-344-3810 Toll Free USA/Canada \*To receive a Fax of our publications

N. America Technical Support: 800-282-9855 Toll Free USA/Canada

ASIA/PACIFIC: LDC for ON Semiconductor - Asia Support

**Phone**: 303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time)

Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-8549

Phone: 81-3-5487-8345 Email: r14153@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.