

MC10H681, MC100H681

Hex ECL to TTL Transceiver with Latches

The MC10/100H681 is a dual supply Hex ECL/TTL transceiver with latches in both directions. ECL controlled Direction and Chip Enable Bar pins. There are two Latch Enable pins, one for each direction.

The ECL outputs are single ended and drive 50 Ω . The TTL outputs are specified to source 15 mA and sink 48 mA, allowing the ability to drive highly capacitive loads. The high driving ability of the TTL outputs make the device ideal for bussing applications.


The ECL output levels are standard V_{OH} and V_{OL} cutoff equal to -2.0 V (V_{TT}). When the ECL ports are disabled the outputs go to the V_{OL} cutoff level. Multiple ECL V_{CCO} pins are utilized to minimize switching noise.

The TTL ports have standard levels. The TTL input receivers have PNP input devices to significantly reduce loading. Multiple TTL power and ground pins are utilized to minimize switching noise.

The 10H version is compatible with MECL 10H ECL logic levels. The 100H version is compatible with 100K levels.


- Separate Latch Enable Controls for each Direction
- ECL Single Ended 50 Ω I/O Port
- High Drive TTL I/O Ports
- Extra TTL and ECL Power/Ground Pins to Minimize Switching Noise
- Dual Supply
- Direction and Chip Enable Control Pins

Pinout: 28-Lead PLCC (Top View)




ON Semiconductor

<http://onsemi.com>



**PLCC-28
FN SUFFIX
CASE 776**

MARKING DIAGRAM




A = Assembly Location
WL = Wafer Lot
YY = Year
WW = Work Week

ORDERING INFORMATION

Device	Package	Shipping
MC10H681FN	PLCC-28	37 Units/Rail
MC100H681FN	PLCC-28	37 Units/Rail

MC10H681, MC100H681

Pin	Symbol	Description
1	TI01	TTL I/O BIT 1
2	VT	TTL V _{CC} (5.0 V)
3	GT	TTL GND (0 V)
4	TI00	TTL I/O Bit 0
5	DIR	Direction Control (ECL)
6	CEB	Chip Enable Bar Control (ECL)
7	LEET	Latch Enable ECL-TTL Control (ECL)
8	LETE	Latch Enable TTL-ECL Control (ECL)
9	VEE	ECL Supply (−5.2/−4.5 V)
10	EI00	ECL I/O BIT 0
11	EI01	ECL I/O BIT 1
12	EI02	ECL I/O BIT 2
13	V _{CCO}	ECL V _{CC} (0 V) — Outputs
14	EIO3	TTL I/O BIT 3
15	V _{CCE}	ECL V _{CC} (0 V)
16	EIO4	ECL I/O BIT 4
17	V _{CCO}	ECL V _{CC} (0 V) — Outputs
18	EIO5	ECL I/O BIT 5
19	TI05	TTL I/O BIT 5
20	GT	TTL GND (0 V)
21	VT	TTL V _{CC} (5.0 V)
22	TI04	TTL I/O BIT 4
23	GT	TTL GND (0 V)
24	VT	TTL V _{CC} (5.0 V)
25	TIO3	TTL I/O BIT 3
26	TIO2	TTL I/O BIT 2
27	VT	TTL V _{CC} (5.0 V)
28	GT	TTL V _{CC} (0 V)



TRUTH TABLE

CEB	DIR	LEET	LETE	EOUT	TOUT
H	X	X	X	Z	Z
L	H	L	L	Z	EIN
L	H	H	L	Z	Q ₀
L	L	L	L	TIN	Z
L	L	L	H	Q ₀	Z

- Hex
- Bi-Directional
- ECL/TTL Translation
- Dual Supply
- ECL Outputs, 50 Ohm S.E., V_{OH}/Cutoff
- TTL Outputs, 48 mA Sink, 15 mA Source
- Multi Power and Ground Pins
- Separate LE Controls

MC10H681, MC100H681

ECL DC CHARACTERISTICS: $V_{CCT} = +5.0 \text{ V} \pm 10\%$, $V_{EE} = -5.2 \pm 5\%$ (10H Version); $V_{EE} = -4.2 \text{ V to } -5.5 \text{ V}$ (100H Version)

Test Symbol	Parameter	$T_A = 0^\circ\text{C}$		$T_A = 25^\circ\text{C}$		$T_A = 75^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
I_{EE}	Supply Current/ECL	—	–113	—	–113	—	–113	mA	
I_{INH}	Input HIGH Current	—	225	—	145	—	145	μA	
I_{INL}	Input LOW Current	0.5	—	0.5	—	0.3	—	μA	
V_{OH} V_{OL}	Output HIGH Voltage Output LOW Voltage	–1020 –2.1	–840 –2.03	–980 –2.1	–810 –2.03	–920 –2.1	–735 –2.03	mV V	50 Ω to –2.1 V

10H ECL DC CHARACTERISTICS: $V_{CCT} = +5.0 \pm 10\%$, $V_{EE} = -5.2 \pm 5\%$

Test Symbol	Parameter	$T_A = 0^\circ\text{C}$		$T_A = 25^\circ\text{C}$		$T_A = 75^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
V_{IH} V_{IL}	Input HIGH Voltage Input LOW Voltage	–1170 –1950	–840 –1480	–1130 –1950	–810 –1480	–1070 –1950	–735 –1450	mV	

100H ECL DC CHARACTERISTICS: $V_{CCT} = +5.0 \pm 10\%$, $V_{EE} = -4.2 \text{ V to } -5.5 \text{ V}$

Test Symbol	Parameter	$T_A = 0^\circ\text{C}$		$T_A = 25^\circ\text{C}$		$T_A = 75^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
V_{IH} V_{IL}	Input HIGH Voltage Input LOW Voltage	–1165 –1810	–880 –1475	–1165 –1810	–880 –1475	–1165 –1810	–880 –1475	mV	

ABSOLUTE RATINGS (Do not exceed):

Power Supply Voltage	V_{EE} (ECL)	–8.0 to 0	Vdc
Power Supply Voltage	V_{CCT} (TTL)	–0.5 to +7.0	Vdc
Input Voltage	V_I (ECL) V_I (TTL)	0.0 to V_{EE} –0.5 to +7.0	Vdc
Disabled 3-State Output	V_{out} (TTL)	0.0 to V_{CCT}	Vdc
Output Source Current Continuous	I_{out} (ECL)	100	mA _{dc}
Output Source Current Surge	I_{out} (ECL)	200	mA _{dc}
Storage Temperature	T_{stg}	–65 to 150	$^\circ\text{C}$
Operating Temperature	T_{amb}	0.0 to +75	$^\circ\text{C}$

MC10H681, MC100H681

TTL DC CHARACTERISTICS: $V_{CCT} = +5.0\text{ V} \pm 10\%$, $V_{EE} = -5.2 \pm 5\%$ (10H Version); $V_{EE} = -4.2\text{ V}$ to -5.5 V (100H Version)

Test Symbol	Parameter	$T_A = 0^\circ\text{C}$		$T_A = 25^\circ\text{C}$		$T_A = 75^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
V_{IH} V_{IL}	Standard Input Standard Input	2.0 —	— 0.8	2.0 —	— 0.8	2.0 —	— 0.8	Vdc	
V_{IK}	Input Clamp	—	-1.2	—	-1.2	—	-1.2	Vdc	$I_{IN} = -18\text{ mA}$
V_{OH}	Output HIGH Voltage	2.5	—	2.5	—	2.5	—	V	$I_{OH} = -3.0\text{ mA}$
	Output HIGH Voltage	2.0	—	2.0	—	2.0	—		$I_{OH} = -15\text{ mA}$
V_{OL}	Output LOW Voltage	—	0.55	—	0.55	—	0.55	V	$I_{OL} = 48\text{ mA}$
I_{IH}/I_{OZH} I_{IL}/I_{OZL}	Output Disable Current	— —	70 200	— —	70 200	— —	70 200	μA	$V_{OUT} = 2.7\text{ V}$ $V_{OUT} = 0.5\text{ V}$
I_{CCL}	Supply Current	—	63	—	63	—	63	mA	
I_{CCH}	Supply Current	—	63	—	63	—	63	mA	
I_{CCZ}	Supply Current	—	63	—	63	—	63	mA	
I_{OS}	Output Short Circuit Current	-100	-225	-100	-225	-100	-225	mA	$V_{OUT} = 0\text{ V}$

ECL TO TTL DIRECTION AC CHARACTERISTICS

Test Symbol	Parameter	$T_A = 0^\circ\text{C}$		$T_A = 25^\circ\text{C}$		$T_A = 75^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay to Output	4.0	7.8	4.0	7.8	4.2	8.0	ns	$C_L = 50\text{ pF}$
t_{PLH} t_{PHL}	LEET to Output	5.5 5.5	8.3 7.6	5.5 5.5	8.3 7.6	5.7 5.8	8.5 8.0	ns	$C_L = 50\text{ pF}$
t_{pZH} t_{pZL}	CEB to Output Enable Time	5.5 5.3	8.3 8.3	5.5 5.3	8.3 8.3	4.7 5.4	8.5 8.4	ns	$C_L = 50\text{ pF}$
t_{PHZ} t_{PLZ}	CEB to Output Disable Time	3.5 3.5	7.2 5.3	3.5 3.5	7.2 5.3	3.7 4.1	7.3 5.8	ns	$C_L = 50\text{ pF}$
t_r/t_f	1.0 Vdc to 2.0 Vdc	0.4	2.2	0.4	2.2	0.4	2.2	ns	$C_L = 50\text{ pF}$

TTL TO ECL DIRECTION AC CHARACTERISTICS

Test Symbol	Parameter	$T_A = 0^\circ\text{C}$		$T_A = 25^\circ\text{C}$		$T_A = 75^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay to Output	1.9	3.9	1.9	3.9	2.2	4.4	ns	50 Ω to -2.0 V
t_{PHL} t_{PLH}	CEB to Output	2.2 2.3	4.0 4.6	2.2 2.3	4.0 4.6	2.5 2.7	4.3 5.0	ns	50 Ω to -2.0 V
t_{PHL} t_{PLH}	LETE to Output	2.4	3.9	2.4	3.9	2.7	4.3	ns	50 Ω to -2.0 V
t_r/t_f	Output Rise/Fall Time 20%–80%	0.4	2.2	0.4	2.2	0.4	2.2	ns	50 Ω to -2.0 V

MC10H681, MC100H681

TEST CIRCUITS AND WAVEFORMS




Figure 1. Test Circuit ECL




Figure 2. Test Circuit TTL

ECL/TTL



Figure 3. Rise and Fall Times

ECL/TTL




Figure 4. Propagation Delay — Single Ended

TTL




Figure 5. 3-State Output Low Enable and Disable Times

TTL






Figure 6. 3-State Output High Enable and Disable Times



MC10H681, MC100H681

PACKAGE DIMENSIONS

PLCC-28
FN SUFFIX
PLASTIC PLCC PACKAGE
CASE 776-02
ISSUE D



VIEW D-D



VIEW S

NOTES:

- DATUMS -L-, -M-, AND -N- DETERMINED WHERE TOP OF LEAD SHOULDER EXITS PLASTIC BODY AT MOLD PARTING LINE.
- DIMENSION G1, TRUE POSITION TO BE MEASURED AT DATUM -T-, SEATING PLANE.
- DIMENSIONS R AND U DO NOT INCLUDE MOLD FLASH. ALLOWABLE MOLD FLASH IS 0.010 (0.250) PER SIDE.
- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH.
- THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM BY UP TO 0.012 (0.300). DIMENSIONS R AND U ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY.
- DIMENSION H DOES NOT INCLUDE DAMBAR PROTRUSION OR INTRUSION. THE DAMBAR PROTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE GREATER THAN 0.037 (0.940). THE DAMBAR INTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE SMALLER THAN 0.025 (0.635).

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.485	0.495	12.32	12.57
B	0.485	0.495	12.32	12.57
C	0.165	0.180	4.20	4.57
E	0.090	0.110	2.29	2.79
F	0.013	0.019	0.33	0.48
G	0.050 BSC		1.27 BSC	
H	0.026	0.032	0.66	0.81
J	0.020	—	0.51	—
K	0.025	—	0.64	—
R	0.450	0.456	11.43	11.58
U	0.450	0.456	11.43	11.58
V	0.042	0.048	1.07	1.21
W	0.042	0.048	1.07	1.21
X	0.042	0.056	1.07	1.42
Y	—	0.020	—	0.50
Z	2°	10°	2°	10°
G1	0.410	0.430	10.42	10.92
K1	0.040	—	1.02	—

Notes

ON Semiconductor and  are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

North America Literature Fulfillment:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor – European Support

German Phone: (+1) 303-308-7140 (M–F 2:30pm to 5:00pm Munich Time)
Email: ONlit-german@hibbertco.com
French Phone: (+1) 303-308-7141 (M–F 2:30pm to 5:00pm Toulouse Time)
Email: ONlit-french@hibbertco.com
English Phone: (+1) 303-308-7142 (M–F 1:30pm to 5:00pm UK Time)
Email: ONlit@hibbertco.com

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

Phone: 303-675-2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time)
Toll Free from Hong Kong 800-4422-3781
Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center

4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-8549
Phone: 81-3-5740-2745
Email: r14525@onsemi.com

Fax Response Line: 303-675-2167
800-344-3810 Toll Free USA/Canada

ON Semiconductor Website: <http://onsemi.com>

For additional information, please contact your local Sales Representative.