4-Bit ECL/TTL Load Reducing DRAM Driver

The MC10H/100H660 is a 4-bit ECL input, translating DRAM address driver, ideally suited for driving TTL compatible DRAM inputs from an ECL system. It is designed for use in high capacity, highly interleaved DRAM memory boards, that directly interface to a high speed, pipelined ECL bus interface, where new operations may be initiated to the board at up to a 50 MHz rate.

The latch provides the capability for the memory controller to propagate new addresses to different banks without having to wait for the address timing constraints to be satisfied from a previous memory operation. The dual output fanout reduces input loading from the controller by a factor of two, thus significantly improving board etch propagation delays from the controller, without the need for additional ECL buffering.


The H660 features special TTL outputs which do not have an IOS limiting resistor, therefore allowing rapid charging of the load capacitance. Output voltage levels are designed specifically for driving DRAM inputs. The output stages feature separate power and ground pins to isolate output switching noise from internal circuitry, and also to improve simultaneous switching performance.

The 10H version is compatible with MECL 10H ECL logic levels. The 100H version is compatible with 100K levels.


- High Capacitive Drive Outputs to Drive DRAM Address Inputs
- Extra TTL and ECL Power/Ground Pins to Minimize Switching Noise
- Dual Supply
- 10.7 ns Max. D to Q into 300 pF

PIN NAMES


PIN	FUNCTION
OGND[0:3]	Output Ground (0V)
OVT01, OVT23	Output VCCT (+5.0 V)
IGND01, IGND23	Internal TTL Ground (OV)
IVT01, IVT23	Internal TTL VCCT (+5.0 V)
VEE	ECL Neg. Supply (-5.2/ -4.5 V)
VCCE	ECL Ground (0V)
D[0:3]	Data Inputs (ECL)
Q[0:3]A, Q[0:3]B	Data Outputs (TTL levels)
LEN	Latch Enable (ECL)
R	Reset (ECL)



MC10H660 MC100H660



LOGIC SYMBOL



TRUTH TABLE

D	LEN	R	Q
L H X X	H H L X	L L H	L H Q ₀ L

MOTOROLA

3/93

REV 5

DC CHARACTERISTICS: $V_{CCT} = 5.0 \text{ V} \pm 10\%$; $V_{EE} = -5.2 \text{ V} \pm 5\%$ (10H version); $V_{EE} = -4.2 \text{ V}$ to -5.5 V (100H version)

			0°	0°C		25°C		85°C		
Symbol	Characteristic		min	max	min	max	min	max	Unit	Condition
IEE	Power Supply Current	ECL		41.8		44.0		46.2	mA	
ІССН		TTL		77.0		77.1		79.2	mA	
ICCL				94.6		95.7		96.8	mA	

TTL CHARACTERISTICS: V_{CCT} = 5.0 V \pm 10%; V_{EE} = -5.2 V \pm 5% (10H version); V_{EE} = -4.2 V to -5.5 V (100H version)

		0 °	0°C		25°C		85°C		
Symbol	Characteristic	min	max	min	max	min	max	Unit	Condition
Voн	Output HIGH Voltage	2.6		2.6		2.6		V	I _{OH} = −24 mA
VOL	Output LOW Voltage		0.50		0.50		0.50	V	I _{OL} = 24 mA
los	Output Short Circuit Current*		*		*		*	V	See Note 1

^{1.} The outputs must not be shorted to ground, as this will result in permanent damage to the device. The high drive outputs of this device do not include a limiting IOS resistor. Minimum recommended load capacitance is 100 pF. Precise output performance and waveforms will depend on the exact nature of the actual load. The lumped load is of course an approximation to a real memory system load.


AC Characteristics: V_{CCT} = 5.0 V \pm 10%; V_{EE} = -5.2 V \pm 5% (10H version) V_{EE} = -4.2 V to -5.5 V (100H version)


			0	°C	25	5°C	85	°C		
Symbol	Characteristic		min	max	min	max	min	max	Unit	Condition
t _S	Set-up Time, D to LEN		0.5		0.5		0.5		ns	
t _n	Hold Time, D to LEN		1.5		1.5		1.5		ns	
t _W (H)	LEN Pulse Width, HIGH		2.0		2.0		2.0		ns	
t _R	Output Rise/Fall Time 0.8 V - 2.0 V		0.5	2.0	0.5	2.0	0.5	2.0	ns	C _L = 200 pF
^t PLH ^t PHL	Propagation Delay to Output	D	3.0 4.0 4.5	6.0 8.0 9.5	3.0 4.0 4.5	6.0 8.0 9.5	3.0 4.0 4.5	6.0 8.0 9.5	ns	C _L = 100 pF C _L = 200 pF C _L = 300 pF
	50% point of ECL input to 1.5 V point of TTL output	LEN	4.3 4.9 5.4	6.9 8.9 10.4	4.3 4.9 5.4	6.9 8.9 10.4	4.3 4.9 5.4	6.9 8.9 10.4	ns	C _L = 100 pF C _L = 200 pF C _L = 300 pF
[†] PHL	Propagation Delay to Output	R	4.1 4.5 5.0	9.1 8.5 10.0	4.1 4.5 5.0	9.1 8.5 10.0	4.1 4.5 5.0	9.1 8.5 10.0	ns	$C_L = 100 \text{ pF}$ $C_L = 200 \text{ pF}$ $C_L = 300 \text{ pF}$
[†] PLH	Propagation Delay to Output	D	3.9 4.8 5.8	5.9 7.2 8.8	3.9 4.8 5.8	5.9 7.2 8.8	4.0 5.0 5.9	6.1 7.4 8.9	ns	$C_L = 100 \text{ pF}$ $C_L = 200 \text{ pF}$ $C_L = 300 \text{ pF}$
	50% point of ECL input to 2.4 V point of TTL output	LEN	4.7 5.5 6.3	7.1 8.3 9.5	4.7 5.5 6.3	7.1 8.3 9.5	4.8 5.6 6.4	7.2 8.4 9.6	ns	C _L = 100 pF C _L = 200 pF C _L = 300 pF
[†] PHL	Propagation Delay to Output	D	4.5 6.0 7.0	6.7 9.0 10.6	4.5 6.0 7.0	6.7 9.0 10.6	4.4 6.0 6.9	6.6 9.0 10.3	ns	C _L = 100 pF C _L = 200 pF C _L = 300 pF
	50% point of ECL input to 0.8 V point of TTL output	LEN	4.0 4.9 6.0	6.0 7.3 9.0	4.0 4.9 6.0	6.0 7.3 9.0	4.0 4.9 5.9	6.0 7.3 8.9	ns	C _L = 100 pF C _L = 200 pF C _L = 300 pF
		R	4.3 6.1 7.2	6.5 9.1 10.8	4.3 6.1 7.2	6.5 9.1 10.8	4.3 6.1 7.2	6.5 9.1 10.8	ns	C _L = 100 pF C _L = 200 pF C _L = 300 pF

MOTOROLA 2–122

OUTPUT STRUCTURE - Output Q0A Structure Shown

POWER VS FREQUENCY - typical





10H ECL DC Characteristics: V_{CCT} = 5.0 V \pm 10%; V_{EE} = -5.2 V \pm 5%


		0	0°C		25°C		85°C		
Symbol	Characteristic	min	max	min	max	min	max	Unit	Condition
I _{IH}	Input HIGH Current Input LOW Current	1.5	225	1.0	145	1.0	145	μA μA	
V _{IH} V _{IL}	Input HIGH Voltage Input LOW Voltage	-1170 -1950	-840 -1480	-1130 -1950	-810 -1480	-1060 -1950	-720 -1445	mV mV	

100H ECL DC Characteristics: V_{CCT} = 5.0 V \pm 10%; V_{EE} = -4.2 V to -5.5 V

		0	0°C		°C	85°C			
Symbol	Characteristic	min	max	min	max	min	max	Unit	Condition
I _{IH}	Input HIGH Current Input LOW Current	1.5	225	1.0	145	1.0	145	μA μA	
VIH VIL	Input HIGH Voltage Input LOW Voltage	-1165 -1810	-880 -1475	-1165 -1810	-880 -1475	-1165 -1810	-880 -1475	mV mV	

AC TEST SET-UP

 $C_{L} = 100 \text{ pF}$



The MC10H/100 H660 ECL-TTL DRAM Address Driver

The MC 10H/100H660 was designed for use in high capacity, highly interleaved DRAM memory boards, that directly interface to a high speed, pipelined ECL bus interface, where new operations may be initiated to the board at a 50 MHz rate (e.g. bipolar RISC systems).

The following briefly discusses the major design features of the part over existing semiconductor devices traditionally used in interfacing DRAMs in high performance system environments.

1. ECL Translator

High performance memory systems of the past that were interfaced to ECL buses had to rely on separate ECL translators and DRAM drivers to interface to large DRAM arrays, which is acceptable if the module is not highly interleaved and the bus cycle time is comparable to the DRAM access time. This becomes inadequate as the cycle time of the interface becomes significantly faster than the address timing requirements of the RAM, and as the degree of internal board interleaving increases. These higher performance demands require that the internal address and control signals propagated to the DRAM drivers be implemented in ECL, thus requiring the integration of the driver and translator functions.

Integration of the translator/drive function also reduces access latency, as well as keeping DRAM timing parameters from being violated, due to the excessive delays encountered with separate parts.

2. MOS Drive Capacity

Outputs are specifically designed for driving large numbers of DRAMs (\approx 300 pF), which reduce the number of parts and power requirements needed per board. Output voltage levels are designed specifically for driving DRAM inputs. No ECL

translator parts on the market today provide the designer with this drive capability as well as the flexibility to vary the number of DRAMs that are driven by the part.

3. Transparent Latch

The latch is added to provide the capability for a memory controller to propagate new addresses to different banks without having to wait for the address timing constraints to be satisfied from a previous memory operation. For system implementations where this is acceptable, the user has the capability to keep the latch open, thus having the part act as an address translator/buffer, with minimal performance impact due to the additional propagation delay incurred from the internal latch. The latch is controlled within an already existing DRAM timing signal.

4. 1:2 Output Fanout

This function is useful in that it reduces input loading from the controller by a factor of two, thus significantly improving board etch propagation delays from the controller to the large number of translators, without the addition of ECL glue logic parts to reduce the loading. In large memory boards, so many translators are needed that this type of organization is not a handicap.

5. Low Skew, Low Propagation Delay

Low skew of the part as well as fast propagation delay enable faster overall DRAM operation to be attained than is possible with existing parts.

6. Power and Package Pin Layout


The H660 is specifically designed with additional power and ground pins to greatly improve simultaneous switching performance over existing driver parts.

MOTOROLA 2–124


OUTPUT WAVEFORMS

simulated


Example 1. An output load consisting of just CL = 50 pF results in overshoot at the output Q:



<code>Example 2.</code> In a memory system application, use of an external source resistor is suggested. Simulations run with RS = 8Ω and CL = 300pF leads to clean waveforms both at the output, Q, and at point Qp:



OUTLINE DIMENSIONS



MOTOROLA 2–126

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and was negligent regarding the design or manufacture of the part. Motorola and ergistered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 or 602–303–5454

MFAX: RMFAX0@email.sps.mot.com – TOUCHTONE 602–244–6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–81–3521–8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



