

MC10165


8-Input Priority Encoder

The MC10165 is a device designed to encode eight inputs to a binary coded output. The output code is that of the highest order input. Any input of lower priority is ignored. Each output incorporates a latch allowing synchronous operation. When the clock is low the outputs follow the inputs and latch when the clock goes high. This device is very useful for a variety of applications in checking system status in control processors, peripheral controllers, and testing systems.

The input is active when high, (e.g., the three binary outputs are low when input D0 is high). The Q3 output is high when any input is high. This allows direct extension into another priority encoder when more than eight inputs are necessary. The MC10165 can also be used to develop binary codes from random logic inputs, for addressing ROMs, RAMs, or for multiplexing data.

- $P_D = 545 \text{ mW typ/pkg (No Load)}$
- $t_{pd} = 4.5 \text{ ns typ (Data to Output)}$
- $t_r, t_f = 2.0 \text{ ns typ (20\%–80\%)}$

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18 of the ON Semiconductor MECL Data Book (DL122/D).

TRUTH TABLE


DATA INPUTS								OUTPUTS			
D0	D1	D2	D3	D4	D5	D6	D7	Q3	Q2	Q1	Q0
H	X	X	X	X	X	X	X	H	L	L	L
L	H	X	X	X	X	X	X	H	L	L	H
L	L	H	X	X	X	X	X	H	L	H	L
L	L	L	H	X	X	X	X	H	L	H	H
L	L	L	L	H	X	X	X	H	H	L	L
L	L	L	L	L	H	X	X	H	H	L	H
L	L	L	L	L	L	H	X	H	H	H	L
L	L	L	L	L	L	L	H	H	H	H	H
L	L	L	L	L	L	L	L	L	L	L	L





ON Semiconductor

<http://onsemi.com>


MARKING DIAGRAMS




CDIP-16
L SUFFIX
CASE 620



PDIP-16
P SUFFIX
CASE 648



PLCC-20
FN SUFFIX
CASE 775




A = Assembly Location
WL = Wafer Lot
YY = Year
WW = Work Week

ORDERING INFORMATION

Device	Package	Shipping
MC10165L	CDIP-16	25 Units / Rail
MC10165P	PDIP-16	25 Units / Rail
MC10165FN	PLCC-20	46 Units / Rail

MC10165

LOGIC DIAGRAM



MC10165

ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	Pin Under Test	Test Limits							Unit
			−30°C		+25°C			+85°C		
			Min	Max	Min	Typ	Max	Min	Max	
Power Supply Drain Current	I _E	8		144		105	131		144	mAdc
Input Current	I _{inH}	4 5		390 350			245 220		245 220	μAdc
	I _{inL}	4 5	0.5 0.5		0.5 0.5			0.3 0.3		μAdc
Output Voltage Logic 1	V _{OH}	2 3 14 15	−1.060 −1.060 −1.060 −1.060	−0.890 −0.890 −0.890 −0.890	−0.960 −0.960 −0.960 −0.960		−0.810 −0.810 −0.810 −0.810	−0.890 −0.890 −0.890 −0.890	−0.700 −0.700 −0.700 −0.700	Vdc
Output Voltage Logic 0	V _{OL}	2 3 14 15	−1.890 −1.890 −1.890 −1.890	−1.675 −1.675 −1.675 −1.675	−1.850 −1.850 −1.850 −1.850		−1.650 −1.650 −1.650 −1.650	−1.825 −1.825 −1.825 −1.825	−1.615 −1.615 −1.615 −1.615	Vdc
Threshold Voltage Logic 1	V _{OHA}	2 3 14 15	−1.080 −1.080 −1.080 −1.080		−0.980 −0.980 −0.980 −0.980			−0.910 −0.910 −0.910 −0.910		Vdc
Threshold Voltage Logic 0	V _{OLA}	2 3 14 15		−1.655 −1.655 −1.655 −1.655			−1.630 −1.630 −1.630 −1.630		−1.595 −1.595 −1.595 −1.595	Vdc
Switching Times (50Ω Load)										ns
Propagation DelayData Input	t ₅₊₁₄₊	14	2.0	7.0	3.0		7.0	2.0	8.0	
	t _{5−14−}	14	2.0	7.0	3.0		7.0	2.0	8.0	
	t ₇₊₃₊	3	2.0	7.0	3.0		7.0	2.0	8.0	
	t ₁₁₊₁₅₊	15	2.0	7.0	3.0		7.0	2.0	8.0	
	t ₁₃₊₂₊	2	2.0	7.0	3.0		7.0	2.0	8.0	
Clock Input	t _{4−3+}	3 (2.)	1.5	4.5	2.0		4.0	1.5	4.5	
	t _{4−3−}	3 (3.)	1.5	4.5	2.0		4.0	1.5	4.5	
	t _{4−14+}	14 (2.)	1.5	4.5	2.0		4.0	1.5	4.5	
	t _{4−14−}	14 (3.)	1.5	4.5	2.0		4.0	1.5	4.5	
Setup Time	t _{setupH}	3	6.0		6.0	3.4		6.0		
	t _{setupL}	3	6.0		6.0	3.0		6.0		
Hold Time	t _{holdH}	3	1.0		1.0	−2.3		1.0		
	t _{holdL}	3	1.0		1.0	−2.7		1.0		
Rise Time (20 to 80%)	t ₃₊	3	1.1	3.5	1.1	2.0	3.3	1.1	3.5	
Fall Time (20 to 80%)	t _{3−}	3	1.1	3.5	1.1	2.0	3.3	1.1	3.5	

1. The same limit applies for all D type input pins. To test input currents for other D inputs, individually apply proper voltage to pin under test.

2. Output latched to low state prior to test.

3. Output latched to high state prior to test.

* To preserve reliable performance, the MC10165P (plastic packaged device only) is to be operated in ambient temperatures above 70°C only when 500 lfpm blown air or equivalent heat sinking is provided.

MC10165

ELECTRICAL CHARACTERISTICS (continued)

@ Test Temperature			TEST VOLTAGE VALUES (Volts)					(V _{CC}) Gnd
			V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	V _{EE}	
			–30°C	–0.890	–1.890	–1.205	–1.500	–5.2
			+25°C	–0.810	–1.850	–1.105	–1.475	–5.2
			+85°C	–0.700	–1.825	–1.035	–1.440	–5.2
Characteristic	Symbol	Pin Under Test	TEST VOLTAGE APPLIED TO PINS LISTED BELOW					(V _{CC}) Gnd
			V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	V _{EE}	
Power Supply Drain Current	I _E	8					8	1, 16
Input Current	I _{inH}	4	4				8	1, 16
		5	5 (1.)				8	1, 16
	I _{inL}	4		4			8	1, 16
		5		5 (1.)			8	1, 16
Output Voltage Logic 1	V _{OH}	2	6	4			8	1, 16
		3	6	4			8	1, 16
		14	6	4			8	1, 16
		15	6	4			8	1, 16
Output Voltage Logic 0	V _{OL}	2		4			8	1, 16
		3		4			8	1, 16
		14		4			8	1, 16
		15		4			8	1, 16
Threshold Voltage Logic 1	V _{OHA}	2		4	6		8	1, 16
		3		4	6		8	1, 16
		14		4	6		8	1, 16
		15		4	6		8	1, 16
Threshold Voltage Logic 0	V _{OLA}	2		4		6	8	1, 16
		3		4		6	8	1, 16
		14		4		6	8	1, 16
		15		4		6	8	1, 16
Switching Times (50Ω Load)			+1.11V	+0.31V	Pulse In	Pulse Out	–3.2 V	+2.0
Propagation Delay	Data Input	t ₅₊₁₄₊	14	4	5	14	8	1, 16
		t _{5–14–}	14	4	5	14	8	1, 16
		t ₇₊₃₊	3	4	7	3	8	1, 16
		t ₁₁₊₁₅₊	15	4	11	15	8	1, 16
		t ₁₃₊₂₊	2	4	13	2	8	1, 16
	Clock Input	t _{4–3+}	3 (2.)	7	4	3	8	1, 16
		t _{4–3–}	3 (3.)		4	3	8	1, 16
		t _{4–14+}	14 (2.)	7	4	14	8	1, 16
		t _{4–14–}	14 (3.)		4	14	8	1, 16
Setup Time		t _{setupH}	3		4,7	3	8	1, 16
		t _{setupL}	3		4,7	3	8	1, 16
Hold Time		t _{holdH}	3		4,7	3	8	1, 16
		t _{holdL}	3		4,7	3	8	1, 16
Rise Time (20 to 80%)		t ₃₊	3	4	7	3	8	1, 16
Fall Time (20 to 80%)		t _{3–}	3	4	7	3	8	1, 16

1. The same limit applies for all D type input pins. To test input currents for other D inputs, individually apply proper voltage to pin under test.
2. Output latched to low state prior to test.
3. Output latched to high state prior to test.

* To preserve reliable performance, the MC10165P (plastic packaged device only) is to be operated in ambient temperatures above 70°C only when 500 lfpm blown air or equivalent heat sinking is provided.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.


MC10165

APPLICATION INFORMATION

A typical application of the MC10165 is the decoding of system status on a priority basis. A 64 line priority encoder is shown in the figure below. System status lines are connected to this encoder such that, when a given condition exists, the respective input will be at a logic high level. This scheme will select the one of 64 different system conditions,

as represented at the encoder inputs, which has priority in determining the next system operation to be performed. The binary code showing the address of the highest priority input present will appear at the encoder outputs to control other system logic functions.


64-LINE PRIORITY ENCODER



MC10165

PACKAGE DIMENSIONS

PLCC-20
FN SUFFIX
PLASTIC PLCC PACKAGE
CASE 775-02
ISSUE C




NOTES:

- DATUMS -L-, -M-, AND -N- DETERMINED WHERE TOP OF LEAD SHOULDER EXITS PLASTIC BODY AT MOLD PARTING LINE.
- DIMENSION G1, TRUE POSITION TO BE MEASURED AT DATUM -T-, SEATING PLANE.
- DIMENSIONS R AND U DO NOT INCLUDE MOLD FLASH. ALLOWABLE MOLD FLASH IS 0.010 (0.250) PER SIDE.
- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH.
- THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM BY UP TO 0.012 (0.300). DIMENSIONS R AND U ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY.
- DIMENSION H DOES NOT INCLUDE DAMBAR PROTRUSION OR INTRUSION. THE DAMBAR PROTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE GREATER THAN 0.037 (0.940). THE DAMBAR INTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE SMALLER THAN 0.025 (0.635).

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.385	0.395	9.78	10.03
B	0.385	0.395	9.78	10.03
C	0.165	0.180	4.20	4.57
E	0.090	0.110	2.29	2.79
F	0.013	0.019	0.33	0.48
G	0.050 BSC		1.27 BSC	
H	0.026	0.032	0.66	0.81
J	0.020	---	0.51	---
K	0.025	---	0.64	---
R	0.350	0.356	8.89	9.04
U	0.350	0.356	8.89	9.04
V	0.042	0.048	1.07	1.21
W	0.042	0.048	1.07	1.21
X	0.042	0.056	1.07	1.42
Y	---	0.020	---	0.50
Z	2°	10°	2°	10°
G1	0.310	0.330	7.88	8.38
K1	0.040	---	1.02	---


MC10165

PACKAGE DIMENSIONS



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
 4. DIMENSION F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.750	0.785	19.05	19.93
B	0.240	0.295	6.10	7.49
C	---	0.200	---	5.08
D	0.015	0.020	0.39	0.50
E	0.050 BSC		1.27 BSC	
F	0.055	0.065	1.40	1.65
G	0.100 BSC		2.54 BSC	
H	0.008	0.015	0.21	0.38
K	0.125	0.170	3.18	4.31
L	0.300 BSC		7.62 BSC	
M	0°	15°	0°	15°
N	0.020	0.040	0.51	1.01



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
 5. ROUNDED CORNERS OPTIONAL.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.740	0.770	18.80	19.55
B	0.250	0.270	6.35	6.85
C	0.145	0.175	3.69	4.44
D	0.015	0.021	0.39	0.53
F	0.040	0.70	1.02	1.77
G	0.100 BSC		2.54 BSC	
H	0.050 BSC		1.27 BSC	
J	0.008	0.015	0.21	0.38
K	0.110	0.130	2.80	3.30
L	0.295	0.305	7.50	7.74
M	0°	10°	0°	10°
S	0.020	0.040	0.51	1.01

ON Semiconductor and  are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

North America Literature Fulfillment:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor – European Support

German Phone: (+1) 303-308-7140 (M–F 2:30pm to 5:00pm Munich Time)
Email: ONlit-german@hibbertco.com
French Phone: (+1) 303-308-7141 (M–F 2:30pm to 5:00pm Toulouse Time)
Email: ONlit-french@hibbertco.com
English Phone: (+1) 303-308-7142 (M–F 1:30pm to 5:00pm UK Time)
Email: ONlit@hibbertco.com

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

Phone: 303-675-2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time)
Toll Free from Hong Kong 800-4422-3781
Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center

4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-8549
Phone: 81-3-5740-2745
Email: r14525@onsemi.com

Fax Response Line: 303-675-2167
800-344-3810 Toll Free USA/Canada

ON Semiconductor Website: <http://onsemi.com>

For additional information, please contact your local Sales Representative.