
# **Universal Decade Counter**

The MC10137 is a high speed synchronous counter that can count up, down, preset, or stop count at frequencies exceeding 100 MHz. The flexibility of this device allows the designer to use one basic counter for most applications. The synchronous count feature makes the MC10137 suitable for either computers or instrumentation.

Three control lines (S1, S2, and Carry In) determine the operation mode of the counter. Lines S1 and S2 determine one of four operations; preset (program), increment (count up), decrement (count down), or hold (stop count). Note that in the preset mode a clock pulse is necessary to load the counter, and the information present on the data inputs (D0, D1, D2, and D3) will be entered into the counter. Carry Out goes low on the terminal count. The Carry Out on the MC10137 is partially decoded from Q1 and Q2 directly, so in the preset mode the condition of the Carry Out after the Clock's positive excursion will depend on the condition of Q1 and/or Q2. The counter changes state only on the positive going edge of the clock. Any other input may change at any time except during the positive transition of the clock. The sequence for counting out of improper states is as shown in the State Diagrams.

- $P_D = 625 \text{ mW typ/pkg (No Load)}$
- $f_{count} = 150 \text{ MHz typ}$
- $t_{pd} = 3.3 \text{ ns typ (C-Q)}$
- = 7.0 ns typ ( $C-\overline{C}_{out}$ )
- = 5.0 ns typ  $(\overline{C}_{in} \overline{C}_{Out})$



Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18 of the ON Semiconductor MECL Data Book (DL122/D).

9

S1



#### ON Semiconductor

http://onsemi.com

#### MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620 16 MC10137L AWLYYWW UUUUUUUUU



PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

#### **FUNCTION SELECT TABLE**


S1	S2	Operating Mode
L	L	Preset (Program)
L	Н	Increment (Count Up)
Н	L	Decrement (Count Down)
Н	Н	Hold (Stop Count)

#### **ORDERING INFORMATION**

Device	Package	Shipping		
MC10137L	CDIP-16	25 Units / Rail		
MC10137P	PDIP-16	25 Units / Rail		
MC10137FN	PLCC-20	46 Units / Rail		

 $V_{EE}$ 

### **LOGIC DIAGRAM**



NOTE: Flip–flops will toggle when all  $\overline{\mathsf{T}}$  inputs are low.

### **SEQUENTIAL TRUTH TABLE\***

INPUTS								OUTP	JTS			
S1	S2	D0	D1	D2	D3	Carry In	Clock **	Q0	Q1	Q2	Q3	Carry Out
L	L	Н	Н	Н	L	Х	Н	Н	Н	Н	L	Н
L	Н	Х	Χ	Х	Х	L	Н	L	L	L	Н	Н
L	Н	Х	Х	Х	Х	L	Н	Н	L	L	Н	L
L	Н	Х	Х	Х	Х	L	Н	L	L	L	L	Н
L	Н	Х	Х	Х	Х	L	Н	Н	L	L	L	Н
L	Н	Х	Х	Х	Х	Н	L	Н	L	L	L	Н
L	Н	Х	Х	Х	Х	Н	Н	Н	L	L	L	Н
Н	Н	Х	Х	Х	Х	Х	Н	Н	L	L	L	н
L	L	Н	Н	L	L	Х	Н	Н	Н	L	L	Н
Н	L	Х	Х	Х	Х	L	Н	L	Н	L	L	Н
Н	L	Х	Х	Х	Х	L	Н	Н	L	L	L	Н
Н	L	Х	Χ	Х	Х	L	Н	L	L	L	L	L

<sup>\*</sup> Truth table shows logic states assuming inputs vary in sequence shown from top to bottom.
\*\* A clock H is defined as a clock input transition from a low to a high logic level.

### **ELECTRICAL CHARACTERISTICS**

				Test Limits							
			Pin Under	-30	0°C		+25°C		+8	5°C	
Characteristic		Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply	Drain Current	ΙE	8		165		120	150		165	mAdc
Input Current		<sup>l</sup> inH	5,6,11,12 7 9,10 13		350 425 390 460			220 265 245 290		220 265 245 290	μAdc
		l <sub>inL</sub>	All	0.5		0.5			0.3		μAdc
Output Voltage	e Logic 1	VOH	14 (NO TAG)	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc
Output Voltage	e Logic 0	VOL	14 (NO TAG)	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	Vdc
Threshold Volt	tage Logic 1	VOHA	14 (NO TAG)	-1.080		-0.980			-0.910		Vdc
Threshold Volt	tage Logic 0	VOLA	14 (NO TAG)		-1.655			-1.630		-1.595	Vdc
Switching Time	es (50Ω Load)										ns
Propagation D	elay Clock Input	<sup>t</sup> 13+14+ <sup>t</sup> 13+14- <sup>t</sup> 13+4+ <sup>t</sup> 13+4-	14 14 4 4	0.8 0.8 2.0 2.0	4.8 4.8 10.9 10.9	1.0 1.0 2.5 2.5	3.3 3.3 7.0 7.0	4.5 4.5 10.5 10.5	1.1 1.1 2.4 2.4	5.0 5.0 11.5 11.5	
Carry	y In to Carry Out	<sup>t</sup> 10–4– <sup>t</sup> 10+4+	4 (NO TAG)	1.6 1.6	7.4 7.4	1.6 1.6	5.0 5.0	6.9 6.9	1.9 1.9	7.5 7.5	
Setup Time	Data Inputs	<sup>t</sup> 12+13+ <sup>t</sup> 12–13+	14 14	3.5 3.5		3.5 3.5			3.5 3.5		
	Select Inputs	<sup>t</sup> 9+13+ <sup>t</sup> 7+13+	14 14	7.5 7.5		7.5 7.5			7.5 7.5		
	Carry In Input	t <sub>10</sub> –13+ t <sub>13+10+</sub>	14 14	4.5 –1.0		3.7 -1.0			4.5 -1.0		
Hold Time	Data Inputs	<sup>t</sup> 13+12+ <sup>t</sup> 13+12-	14 14	0 0		0 0			0 0		
	Select Inputs	<sup>t</sup> 13+9+ <sup>t</sup> 13+7+	14 14	-2.5 -2.5		-2.5 -2.5			-2.5 -2.5		
	Carry In Input	t <sub>13+10</sub> - t <sub>10+13+</sub>	14 14	-1.6 4.0		-1.6 3.1			-1.6 4.0		
Counting Frequency		fcountup fcountdown	14 14	125 125		125 125	150 150		125 125		MHz
Rise Time	(20 to 80%)	t <sub>4+</sub> t <sub>14+</sub>	4 14	0.9 0.9	3.3 3.3	1.1 1.1	2.0 2.0	3.3 3.3	1.1 1.1	3.5 3.5	ns
Fall Time	(20 to 80%)	t <sub>4-</sub> t <sub>14-</sub>	4 14	0.9 0.9	3.3 3.3	1.1 1.1	2.0 2.0	3.3 3.3	1.1 1.1	3.5 3.5	

Individually apply V<sub>ILmin</sub> to pin under test.
 Measure output after clock pulse
 V<sub>IL</sub> VIH appears at clock input (Pin 13).

<sup>3.</sup> Before test set Q1 and Q2 outputs to a logic low.

#### **ELECTRICAL CHARACTERISTICS** (continued)

			TEST VOLTAGE VALUES (Volts)					
	V <sub>IHmax</sub>	V <sub>ILmin</sub>	VIHAmin	V <sub>ILAmax</sub>	VEE			
		–30°C	-0.890	-1.890	-1.205	-1.500	-5.2	
		+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	1
	+85°C				-1.035	-1.440	-5.2	
		Pin	TEST V	OLTAGE AP	PLIED TO P	INS LISTED I	BELOW	
Characteristic	Symbol	Under Test	V <sub>IHmax</sub>	V <sub>ILmin</sub>	VIHAmin	V <sub>ILAmax</sub>	VEE	(VCC)
Power Supply Drain Current	ΙΕ	8	IIIIIIII	12.11111	II IZIIIII	ILAMAX	8	1, 16
Input Current	linH	5,6,11,12	5,6,11,12				8	1, 16
		7	7				8	1, 16
		9,10 13	9,10 13				8 8	1, 16 1, 16
	l <sub>inL</sub>	All	10	Note			8	1, 16
	INL	All		NO TAG			0	1, 10
Output Voltage Logic 1	Voн	14	12	7, 9			8	1, 16
		(NO TAG)						
Output Voltage Logic 0	VOL	14 (NO TAG)		7, 9			8	1, 16
Threshold Voltage Logic 1	VOHA	14		7, 9	12		8	1, 16
T		(NO TAG)		7.0		40	•	4.40
Threshold Voltage Logic 0	VOLA	14 (NO TAG)		7, 9		12	8	1, 16
Switching Times (50Ω Load)		( /	+1.11V	+0.31V	Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay Clock Input	<sup>t</sup> 13+14+	14	12		13	14	8	1, 16
	t13+14-	14			13	14	8	1, 16
	<sup>t</sup> 13+4+	4	7		13	4	8	1, 16
	<sup>t</sup> 13+4–	4	7		13	4	8	1, 16
Carry In to Carry Out	t10-4-	4 (NO TAG) 4	7 7	13 13	10 10	4 4	8 8	1, 16 1, 16
Catus Time	<sup>t</sup> 10+4+		<b>'</b>					
Setup Time Data Inputs	<sup>t</sup> 12+13+ <sup>t</sup> 12–13+	14 14		7, 9 7, 9	12, 13 12, 13	14 14	8 8	1, 16 1, 16
Select Inputs	t9+13+	14		, -	9, 13	14	8	1, 16
Coloct Inpute	t7+13+	14			7, 13	14	8	1, 16
Carry In Inputs	t <sub>10</sub> –13+	14	7	9	10, 13	14	8	1, 16
	t <sub>13+10+</sub>	14	7	9	10, 13	14	8	1, 16
Hold Time Data Inputs	<sup>t</sup> 13+12+	14		7, 9	12, 13	14	8	1, 16
	<sup>t</sup> 13+12-	14		7, 9	12, 13	14	8	1, 16
Select Inputs	t <sub>13+9+</sub>	14 14			9, 13 7, 13	14 14	8 8	1, 16 1, 16
	<sup>t</sup> 13+7+		_		ł			
Carry In Inputs	t <sub>13+10</sub> - t <sub>10+13+</sub>	14 14	7 7	9 9	10, 13 10, 13	14 14	8 8	1, 16 1, 16
Counting Frequency	fcountup	14	7		13	14	8	1, 16
	fcountdown	14	9		13	14	8	1, 16
Rise Time (20 to 80%)	t <sub>4+</sub>	4	7		13	4	8	1, 16
	t <sub>14+</sub>	14	7		13	14	8	1, 16
Fall Time (20 to 80%)	t4_	4	7		13	4	8	1, 16
4. In dividually test as all innerty and y	t <sub>14</sub> _	14	7		13	14	8	1, 16

<sup>1.</sup> Individually test each input; apply V<sub>ILmin</sub> to pin under test.


Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained.

<sup>2.</sup> Measure output after clock pulse VIII appears at clock input (Pin 13).

<sup>3.</sup> Before test set all Q outputs to a logic high.

Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.


#### SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25°C



#### PACKAGE DIMENSIONS

#### PLCC-20 **FN SUFFIX**

PLASTIC PLCC PACKAGE CASE 775-02 ISSUE C




⊕ 0.010 (0.250)⑤ T L-M ⑤ N ⑤

- DATUMS -L-, -M-, AND -N- DETERMINED
   WHERE TOP OF LEAD SHOULDER EXITS PLASTIC WILLY LOVE LEAD STOUDER EXTENSIVE SOLUTION TO BE MEASURED AT DATUM -T-, SEATING PLANE.

  3. DIMENSIONS R AND U DO NOT INCLUDE MOLD
- FLASH. ALLOWABLE MOLD FLASH IS 0.010 (0.250) PER SIDE.
  4. DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982. 5. CONTROLLING DIMENSION: INCH.
- 6. THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM BY UP TO 0.012 (0.300). DIMENSIONS R AND U ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY.
- DIMENSION H DOES NOT INCLUDE DAMBAR PROTRUSION OR INTRUSION. THE DAMBAR PROTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE GREATER THAN 0.037 (0.940). THE DAMBAR INTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE SMALLER THAN 0.025 (0.635).

	INC	IETERS				
DIM	MIN	MAX	MIN	MAX		
Α	0.385	0.395	9.78	10.03		
В	0.385	0.395	9.78	10.03		
С	0.165	0.180	4.20	4.57		
Ε	0.090	0.110	2.29	2.79		
F	0.013	0.019	0.33	0.48		
G	0.050	BSC	1.27	.27 BSC		
Н	0.026	0.032	0.66	0.81		
J	0.020		0.51			
K	0.025		0.64			
R	0.350	0.356	8.89	9.04		
U	0.350	0.356	8.89	9.04		
٧	0.042	0.048	1.07	1.21		
W	0.042	0.048	1.07	1.21		
Χ	0.042	0.056	1.07	1.42		
Υ		0.020		0.50		
Z	2°	10 °	2 °	10 °		
G1	0.310	0.330	7.88	8.38		
K1	0.040		1.02			


#### **PACKAGE DIMENSIONS**



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
  3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
  4. DIMENSION F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY.

	INC	HES	MILLIN	IETERS	
DIM	MIN MAX		MIN	MAX	
Α	0.750	0.785	19.05	19.93	
В	0.240	0.295	6.10	7.49	
С		0.200		5.08	
D	0.015	0.020	0.39	0.50	
Ε	0.050	BSC	1.27 BSC		
F	0.055	0.065	1.40	1.65	
G	0.100	BSC	2.54 BSC		
Н	0.008	0.015	0.21	0.38	
K	0.125	0.170	3.18	4.31	
L	0.300	BSC	7.62 BSC		
M	0°	15°	0 °	15°	
N	0.020	0.040	0.51	1.01	

# PDIP-16 **P SUFFIX** PLASTIC DIP PACKAGE



- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: INCH.

  3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.

  4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

  5. ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.740	0.770	18.80	19.55	
В	0.250	0.270	6.35	6.85	
С	0.145	0.175	3.69	4.44	
D	0.015	0.021	0.39	0.53	
F	0.040	0.70	1.02	1.77	
G	0.100	BSC	2.54 BSC		
Н	0.050	BSC	1.27 BSC		
J	0.008	0.015	0.21	0.38	
K	0.110	0.130	2.80	3.30	
L	0.295	0.305	7.50	7.74	
M	0°	10 °	0 °	10 °	
S	0.020	0.040	0.51	1.01	

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### PUBLICATION ORDERING INFORMATION

North America Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

**German Phone:** (+1) 303–308–7140 (M–F 2:30pm to 5:00pm Munich Time)

Email: ONlit-german@hibbertco.com

French Phone: (+1) 303–308–7141 (M–F 2:30pm to 5:00pm Toulouse Time)

Email: ONlit-french@hibbertco.com

English Phone: (+1) 303–308–7142 (M–F 1:30pm to 5:00pm UK Time)

Email: ONlit@hibbertco.com

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

Phone: 303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time) Toll Free from Hong Kong 800–4422–3781

Email: ONlit-asia@hibbertco.com

**JAPAN**: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–8549

**Phone**: 81–3–5740–2745 **Email**: r14525@onsemi.com

Fax Response Line: 303-675-2167

800-344-3810 Toll Free USA/Canada

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.