Product Preview **Triple LVECL to LVPECL Translator**

The MC100EP90 is a TRIPLE LVECL or ECL TO LVPECL or PECL translator. The device receives differential LVECL oe ECL signals and translates them to differential LVPECL or PECL output signals.

A VBB output is provided for interfacing with single ended LVECL or ECL signals at the input. If a single ended input is to be used the VBB output should be connected to the Db input. The active signal would then drive the D input. When used the VBB output should be bypassed to ground bia a 0.01 μ F capacitor. The VBB output is designed to act as the switching reference for the EP90 under single ended input switching conditions, as a result this pin can only source/sink up to 0.5 mA of current.

To accomplish the level translation the EP90 requires three power rails. The VCC supply should be connected to the positive supply, and the VEE connected to the negative supply.

- 350ps Typical Propagation Delay
- PECL mode: 3.0V to 5.5V V_{CC} with $V_{EE} = 0V$
- ECL mode: 0V V_{CC} with $V_{EE} = -3.0V$ to -5.5V
- Fully Differential Design
- 20-Lead TSSOP Package
- Internal Input Resistors: Pulldown on D, \overline{D}
- Q Output will default LOW with inputs open or at VEE
- ESD Protection: >4 kV HBM, > 200V MM
- Maximum Frequency > 2.7GHz
- V_{BB} Output
- New Differential Input Common Mode Range
- Moisture Sensitivity Level 1, Indefinite Time Out of Drypack
- Flammability Rating: UL-94 code V-0 @ 1/8", Oxygen Index 28 to 34
- Transistor Count = 350 devices




Figure 1. 20–Lead TSSOP (Top View) and Logic Diagram

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.



ON Semiconductor

http://onsemi.com

20 TSSOP-20 DT SUFFIX CASE 948E

MARKING DIAGRAM*

A = Assembly Location L = Wafer Lot Y = Year W = Work Week

*For additional information, see Application Note AND8002/D

PIN DESCRIPTION								
PIN	FUNCTION							
Q(0:2), Q(0:2)	Diff LVPECL or PECL Outputs							
D(0:2), D(0:2)	Diff LVECL or ECL Inputs							
VCC	Positive Supply							
GND	Ground							
VEE	Negative Supply							
V _{BB}	LVECL Reference Supply							

ORDERING INFORMATION

Device	Package	Shipping
MC100EP90DT	TSSOP	75 Units/Rail
MC100EP90DTR2	TSSOP	2500 Tape & Reel

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V _{EE}	Power Supply ($V_{CC} = 0V$)	-6.0 to 0	VDC
VCC	Power Supply (V _{EE} = 0V)	6.0 to 0	VDC
VI	Input Voltage (V_{CC} = 0V, V_I not more negative than V_{EE})	-6.0 to 0	VDC
VI	Input Voltage (V _{EE} = 0V, V _I not more positive than V _{CC})	6.0 to 0	VDC
l _{out}	Output Current Continuous Surge		mA
I _{BB}	V _{BB} Sink/Source Current†	± 0.5	mA
T _A	Operating Temperature Range	-40 to +85	°C
T _{stg}	Storage Temperature	-65 to +150	°C
θJA	Thermal Resistance (Junction-to-Ambient) Still Air 500lfpm 500lfpm	-	°C/W
θJC	Thermal Resistance (Junction-to-Case)	23 to 41 $\pm5\%$	°C/W
T _{sol}	Solder Temperature (<2 to 3 Seconds: 245°C desired)	265	°C

 * Maximum Ratings are those values beyond which damage to the device may occur.

† Use for inputs of same package only.

FUNCTION TABLE

Function	VCC	GND	V _{EE}
-5V ECL to 5V PECL	5V	0V	–5V
-5V ECL to 3.3V PECL	3.3V	0V	-5V
-3.3V ECL to 5V PECL	5V	0V	-3.3V
-3.3V ECL to 3.3V PECL	3.3V	0V	-3.3V

			–40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
IEE	Power Supply Current (Note 1.)					24					mA
VOH	Output HIGH Voltage (Note 2.)	-1135	-1060	-885	-1070	-945	-820	-1010	-885	-760	mV
VOL	Output LOW Voltage (Note 2.)	-1935	-1810	-1685	-1870	-1745	-1620	-1810	-1685	-1560	mV
VIH	Input HIGH Voltage Single Ended	-1210		-885	-1145		-820	-1085		-760	mV
VIL	Input LOW Voltage Single Ended	-1935		-1610	-1870		-1545	-1810		-1485	mV
V _{BB}	Output Voltage Reference	-1510	-1410	-1310	-1445	-1345	-1245	-1385	-1285	-1185	mV
VIHCMR	Input HIGH Voltage Common Mode Range (Note 3.)	VEE	+2.0	0.0	VEE	+2.0	0.0	VEE	+2.0	0.0	V
IIH	Input HIGH Current			150			150			150	μΑ
Ι _{ΙL}	Input LOW Current D D	0.5 -150			0.5 150			0.5 -150			μA

DC CHARACTERISTICS, ECL/LVECL ($V_{CC} = 0V$; $V_{EE} = -5.5V$ to -3.0V) (Note 4.)

NOTE: 10EP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The in the above table after thermal equilibrium has been estate circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500lfpm is maintained.
V_{CC} = 0V, V_{EE} = V_{EEmin} to V_{EEmax}, all other pins floating.
All loading with 50 ohms to V_{CC}-2.0 volts.
V_{IHCMR} min varies 1:1 with V_{EE}, max varies 1:1 with V_{CC}.
Input and output parameters vary 1:1 with V_{CC}.

DC CHARACTERISTICS, LVPECL (V_{CC} = $3.3V \pm 0.3V$, V_{EE} = 0V) (Note 8.)

			–40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Мах	Min	Тур	Max	Min	Тур	Мах	Unit
IEE	Power Supply Current (Note 5.)					24					mA
VOH	Output HIGH Voltage (Note 6.)	2165	2240	2415	2230	2355	2480	2290	2415	2540	mV
VOL	Output LOW Voltage (Note 6.)	1365	1490	1615	1430	1555	1680	1490	1615	1740	mV
VIH	Input HIGH Voltage Single Ended	2090		2415	2155		2480	2215		2540	mV
VIL	Input LOW Voltage Single Ended	1365		1690	1430		1755	1490		1815	mV
V _{BB}	Output Voltage Reference	1790	1890	1990	1855	1955	2055	1915	2015	2115	mV
VIHCMR	Input HIGH Voltage Common Mode Range (Note 7.)	2.0		3.3	2.0		3.3	2.0		3.3	V
IIН	Input HIGH Current			150			150			150	μΑ
ΙIL	Input LOW Current D D	0.5 -150			0.5 -150			0.5 -150			μA

NOTE: 10EP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500lfpm is maintained.
V_{CC} = 3.3V, V_{EE} = 0V, all other pins floating.
All loading with 50 ohms to V_{CC}-2.0 volts.
V_{IHCMR} min varies 1:1 with V_{EE}, max varies 1:1 with V_{CC}.
Input and output parameters vary 1:1 with V_{CC}.

	1		–40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Мах	Min	Тур	Max	Unit
IEE	Power Supply Current (Note 9.)					24					mA
VOH	Output HIGH Voltage (Note 10.)	3865	3940	4115	3930	4055	4180	3990	4115	4240	mV
VOL	Output LOW Voltage (Note 10.)	3065	3190	3315	3130	3255	3380	3190	3315	3440	mV
VIH	Input HIGH Voltage Single Ended	3790		4115	3855		4180	3915		4240	mV
VIL	Input LOW Voltage Single Ended	3065		3390	3130		3455	3190		3515	mV
V _{BB}	Output Voltage Reference	3490	3590	3690	3555	3655	3755	3615	3715	3815	mV
VIHCMR	Input HIGH Voltage Common Mode Range (Note 11.)	2.0		5.0	2.0		5.0	2.0		5.0	V
Ιн	Input HIGH Current			150			150			150	μΑ
۱L	Input LOW Current D D	0.5 -150			0.5 -150			0.5 -150			μA

DC CHARACTERISTICS, PECL ($V_{CC} = 5.0V \pm 0.5V$, $V_{FF} = 0V$) (Note 12.)

NOTE: 10EP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The NOTE: TOEP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established in a circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500lfpm is maintained.
9. V_{CC} = 5.0V, V_{EE} = 0V, all other pins floating.
10. All loading with 50 ohms to V_{CC}-2.0 volts.
11. V_{IHCMR} min varies 1:1 with V_{EE}, max varies 1:1 with V_{CC}.
12. Input and output parameters vary 1:1 with V_{CC}.


AC CHARACTERISTICS ($V_{CC} = 0V$; $V_{EE} = -3.0V$ to -5.5V) or ($V_{CC} = 3.0V$ to 5.5V; $V_{EE} = 0V$)

			–40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f _{max}	Maximum Toggle Frequency (Note 13.)	2.7			2.7			2.7			GHz
^t PLH, ^t PHL	Propagation Delay to Output Differential					200					ps
^t SKEW	Duty Cycle Skew (Note 14.)		5.0			5.0	20		5.0	20	ps
^t JITTER	Cycle-to-Cycle Jitter		TBD			TBD			TBD		ps
V _{PP}	Input Voltage Swing (Diff.)	150	800	1200	150	800	1200	150	800	1200	mV
t _r t _f	Output Rise/Fall Times Q (20% – 80%)		110			110			110		ps

13. F_{max} guaranteed for functionality only. See Figure 2 for typical output swing. VOL and VOH levels are guaranteed at DC only.

14. Skew is measured between outputs under identical transitions. Duty cycle skew is defined only for differential operation when the delays are measured from the cross point of the inputs to the cross point of the outputs.

PACKAGE DIMENSIONS



- DIES:
 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 015 (0004) DED SUBS.
- 0.15 (0.006) PER SIDE.
 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
- INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE. EXCELUTU25 (LUTU) PER SIDE. 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION
- EXCESS OF THE X DIMENSION AT MAXIMUN MATERIAL CONDITION. 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	INCHES				
DIM	MIN	MAX	MIN	MAX			
Α	6.40	6.60	0.252	0.260			
В	4.30	4.50	0.169	0.177			
С		1.20		0.047			
D	0.05	0.15	0.002	0.006			
F	0.50	0.75	0.020	0.030			
G	0.65	BSC	0.026 BSC				
Н	0.27	0.37	0.011	0.015			
J	0.09	0.20	0.004	0.008			
J1	0.09	0.16	0.004	0.006			
Κ	0.19	0.30	0.007	0.012			
K1	0.19	0.25	0.007	0.010			
L	6.40	6.40 BSC		BSC			
М	0°	8°	0 °	8°			

Notes

Notes

ON Semiconductor and without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: ONlit@hibbertco.com Fax Response Line: 303–675–2167 or 800–344–3810 Toll Free USA/Canada

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor – European Support German Phone: (+1) 303–308–7140 (M–F 1:00pm to 5:00pm Munich Time)

Email: ONlit-german@hibbertco.com

- French Phone: (+1) 303–308–7141 (M–F 1:00pm to 5:00pm Toulouse Time) Email: ONlit-french@hibbertco.com
- English Phone: (+1) 303–308–7142 (M–F 12:00pm to 5:00pm UK Time) Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781 *Available from Germany, France, Italy, England, Ireland

CENTRAL/SOUTH AMERICA:

Spanish Phone: 303–308–7143 (Mon–Fri 8:00am to 5:00pm MST) Email: ONlit–spanish@hibbertco.com

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support Phone: 303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time) Toll Free from Hong Kong & Singapore: 001–800–4422–3781 Email: ONlit–asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031 Phone: 81–3–5740–2745 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.