

Description

The M16C/20 group of single-chip microcomputers are built using the high-performance silicon gate CMOS process using a M16C/60 Series CPU core. M16C/20 group is packaged in a 52-pin plastic molded SDIP, or 56-pin plastic molded QFP. These single-chip microcomputers operate using sophisticated instructions featuring a high level of instruction efficiency. With 1M bytes of address space, they are capable of executing instructions at high speed.

The M16C/20 group includes a wide range of products with different internal memory types and sizes and various package types.

Features

- Basic machine instructions Compatible with the M16C/60 series
- Memory capacity ROM/RAM (See figure 4. ROM expansion.)
- Shortest instruction execution time 100ns (f(XIN)=10MHz)
- - 2.7 to 5.5V (f(XIN)=7MHz with software one-wait):mask ROM
 - version
 - 4.0 to 5.5V (f(XIN)=10MHz) :flash memory version
- Interrupts9 internal and 3 external interrupt sources, 4 software
- (including key input interrupt)
- Multifunction 16-bit timer Timer A x 1, timer B x 2, timer X x 3
- Clock output
- Serial I/O1 channel for UART or clock synchronous, 1 for UART
- A-D converter 10 bits X 8 channels (Expandable up to 13 channels)
- Watchdog timer.....1 line
- Programmable I/O43 lines
- LED drive ports8 ports
- Clock generating circuit2 built-in clock generation circuits

(built-in feedback resistor, and external ceramic or quartz oscillator)

Applications

Home appliances, Audio, office equipment, Automobiles

Specifications written in this manual are believed to be accurate, but are not guaranteed to be entirely free of error.

Specifications in this manual may be changed for functional or performance improvements. Please make sure your manual is the latest edition.

-----Table of Contents-----

Central Processing Unit (CPU)	. 11
Reset	.14
Clock Generating Circuit	.18
Protection	25
Interrupts	26
Watchdog Timer	34

Timer	36
Serial I/O	63
A-D Converter	77
Programmable I/O Ports	87
Electric Characteristics	94



Pin Configuration

Figures 1 to 2 show the pin configurations (top view).







Figure 2. Pin configuration for the M16C/20 group (QFP product) (top view)



Block Diagram

Figure 3 is a block diagram of the M16C/20 group.



Figure 3. Block diagram for the M16C/20 group



Performance Outline

Table 1 is performance outline of M16C/20 group.

 Table 1. Performance outline of M16C/20 group

	Item	Performance
Number of bas	sic instructions	91 instructions
Shortest instru	ction execution time	100ns (f(XIN)=10MHz
Memory	ROM	(See figure 4. ROM expansion.)
capacity	RAM	(See figure 4. ROM expansion.)
I/O port	P0 to P7	43 lines
Multifunction	TA0	16 bits x 1
timer	TB0, TB1	16 bits x 2
	TX0, TX1, TX2	16 bits x 3
Serial I/O	UART0	(UART or clock synchronous) x 1
	UART1	UART x 1
A-D converter		10 bits x 8 channels (Expandable up to 13 channels)
Watchdog time	er	15 bits x 1 (with prescaler)
Interrupt		9 internal and 3 external sources, 4 software sources
Clock generat	ing circuit	2 built-in clock generation circuits
		(built-in feedback resistor, and external ceramic or quartz
		oscillator)
Supply voltage	Э	4.0 to 5.5V (f(XIN)=10MHz) :mask ROM version
		2.7 to 5.5V (f(XIN)=7MHz with software one-wait) :mask
		ROM version
		4.0 to 5.5V (f(XIN)=10MHz) :flash memory version
Power consun	nption	18mW (f(XIN) = 7MHz with software one-wait, Vcc=3V)
I/O	I/O withstand voltage	5V
characteristics	Output current	5mA (15mA:LED drive port)
Device configu	uration	CMOS silicon gate
Package		52-pin plastic mold SDIP
		56-pin plastic mold QFP



Mitsubishi plans to release the following products in the M16C/20 group:

- (1) Support for mask ROM version and flash memory version
- (2) ROM capacity
- (3) Package
 - 52P4B : Plastic molded SDIP (mask ROM version and flash memory version)
 - 56P6S-A : Plastic molded QFP (mask ROM version and flash memory version)



Figure 4. ROM expansion



Figure 5. Type No., memory size, and package



Pin Description

Pin Description

Pin name	Signal name	I/O type	Function
Vcc, Vss	Power supply input		Supply 2.7 to 5.5 V to the Vcc pin. Supply 0 V to the Vss pin.
CNVss	CNVss	Input	Connect it to the Vss pin.
RESET	Reset input	Input	A "L" on this input resets the microcomputer.
Xin Xout	Clock input Clock output	Input Output	These pins are provided for the main clock generating circuit. Connect a ceramic resonator or crystal between the XIN and the XOUT pins. To use an externally derived clock, input it to the XIN pin and leave the XOUT pin open.
AVcc	Analog power supply input		This pin is a power supply input for the A-D converter. Connect it to Vcc.
AVss	Analog power supply input		This pin is a power supply input for the A-D converter. Connect it to Vss.
Vref	Reference voltage input	Input	This pin is a reference voltage input for the A-D converter.
P00 to P07	I/O port P0	Input/output	This is an 8-bit CMOS I/O port. It has an input/output port direction register that allows the user to set each pin for input or output individually. When set for input, the user can specify in units of four bits via software whether or not they are tied to a pull-up resistor.
P10 to P17	I/O port P1	Input/output	This is an 8-bit I/O port equivalent to P0.
P30 to P35	I/O port P3	Input/output	This is a 6-bit I/O port equivalent to P0.
P40 to P45	I/O port P4	Input/output	This is a 6-bit I/O port equivalent to P0. The P40 pin is shared with timer A0 input and serial I/O output TxD1. The P41 pin is shared with timer A0 output. The P42 pin is shared with serial I/O input RxD1. The P43 pin is shared with external interrupt INT0 and timer X0 input/output TX0INOUT. The P44 pin is shared with external interrupt INT1 and timer X1 input/output TX1INOUT. The P45 pin is shared with timer X2 input/output TX2INOUT.
P50 to P54	I/O port P5	Input/output	This is a 5-bit I/O port equivalent to P0. The P50, P51, P52, and P53 pins are shared with serial I/O pins TxD0, RxD0, CLK0, and CLKS. The P54 pin is shared with clock output CLKOUT. Also, these pins are shared with analog input pins AN50 through AN54.
P60 to P67	I/O port P6	Input/output	This is an 8-bit I/O port equivalent to P0. These pins are shared with analog input pins ANo through AN7.
P70 to P71	I/O port P7	Input/output	This is a 2-bit I/O port equivalent to P0 . These pins are used for input/output to and from the oscillator circuit for the clock. Connect a crystal oscillator between the XCIN and the XCOUT pins.



Operation of Functional Blocks

The M30201 accommodates certain units in a single chip. These units include ROM and RAM to store instructions and data and the central processing unit (CPU) to execute arithmetic/logic operations. Also included are peripheral units such as timers, serial I/O, A-D converter, and I/O ports. The following explains each unit.

Memory

Figure 6 is a memory map of the M30201. The address space extends the 1M bytes from address 0000016 to FFFF16. From FFFF16 down is ROM. For example, in the M30201M4-XXXFP, there is 32K bytes of internal ROM from F800016 to FFFF16. The vector table for fixed interrupts such as the reset are mapped to FFFDC16 to FFFF16. The starting address of the interrupt routine is stored here. The address of the vector table for timer interrupts, etc., can be set as desired using the internal register (INTB). See the section on interrupts for details.

From 0040016 up is RAM. For example, in the M30201M4-XXXFP, there is 1K byte of internal RAM from 0040016 to 007FF16. In addition to storing data, the RAM also stores the stack used when calling subroutines and when interrupts are generated.

The SFR area is mapped to 0000016 to 003FF16. This area accommodates the control registers for peripheral devices such as I/O ports, A-D converter, serial I/O, and timers, etc. Any part of the SFR area that is not occupied is reserved and cannot be used for other purposes.

The special page vector table is mapped to FFE0016 to FFFDB16. If the starting addresses of subroutines or the destination addresses of jumps are stored here, subroutine call instructions and jump instructions can be used as 2-byte instructions, reducing the number of program steps.



Figure 6. Memory map



000016	
000116	
000216	
000316	
000416	Processor mode register 0 (PM0)
000516	Processor mode register 1(PM1)
000616	System clock control register 0 (CM0)
000716	System clock control register 1 (CM1)
000816	- · · · ·
000916	Address match interrupt enable register (AIER)
000A16	Protect register (PRCR)
000B16	
000C16	
000D16	
000E16	Watchdog timer start register (WDTS)
000F16	Watchdog timer control register (WDC)
001016	
001116	Address match interrupt register 0 (RMAD0)
001216	
001316	
001416	
001516	Address match interrupt register 1 (RMAD1)
001616	
001716	
001816	
001916	
001A16	
001B16	
001C16	
001D16	
001E16	
001F16	
002016	
002116	
002216	
002316	
002416	
002516	
002616	
002716	
002816	
002916	
002A16	
002B16	
002C16	
002D16	
002E16	
002F16	
003016	
003116	
003216	
003316	
003416	
003516	
003616	
003716	
003816	
003916	
003A16	
003B16	
003C16	
003D16	
003E16	
003F16	
ı	

004016	
004116	
004216	
004316	
004416	
004516	
004616	
004716	
004816	
004916	
004A16	
004B16	
004C16	
004D16	Key input interrupt control register (KUPIC)
004E16	A-D conversion interrupt control register (ADIC)
004F16	
005016	
005116	UART0 transmit interrupt control register (S0TIC)
005216	UART0 receive interrupt control register (S0RIC)
005316	UART1 transmit interrupt control register (S1TIC)
005416	UART1 receive interrupt control register (S1RIC)
005516	Timer A0 interrupt control register (TA0IC)
005616	Timer X0 interrupt control register (TX0IC)
005716	Timer X1 interrupt control register (TX1IC)
005816	Timer X2 interrupt control register (TX2IC)
005916	Time an DO interment constant as sister (TDOIO)
005A16	Timer B0 interrupt control register (TB0IC) Timer B1 interrupt control register (TB1IC)
005B16	Timer DT interrupt control register (TBTIC)
005C16	NITO interment of star line sisters (INITO)(C)
005D16	INT0 interrupt control register (INT0IC)
005E16	INT1 interrupt control register (INT1IC)
005F16	

Figure 7. Location of peripheral unit control registers (1)



038016

Count start flag (TABSR) 038116 Clock prescaler reset flag (CPSRF) 038216 One-shot start flag (ONSF) 038316 Trigger select register (TRGSR) 038416 Up-down flag (UDF) 038516 038616 Timer A0 (TA0) 038716 038816 Timer X0 (TX0) 038916 038A16 Timer X1 (TX1) 038B16 038C16 Timer X2 (TX2) 038D16 038E16 Clock divided counter (CDC) 038F16 039016 Timer B0 (TB0) 039116 039216 Timer B1 (TB1) 039316 039416 039516 Timer A0 mode register (TA0MR) 039616 039716 Timer X0 mode register (TX0MR) 039816 Timer X1 mode register (TX1MR) 039916 Timer X2 mode register (TX2MR) 039A16 039B16 Timer B0 mode register (TB0MR) Timer B1 mode register (TB1MR) 039C16 039D16 039E16 039F16 03A016 UART0 transmit/receive mode register (U0MR) UART0 bit rate generator (U0BRG) 03A116 03A216 UART0 transmit buffer register (U0TB) 03A316 03A416 UART0 transmit/receive control register 0 (U0C0) 03A516 UART0 transmit/receive control register 1 (U0C1) 03A616 UART0 receive buffer register (U0RB) 03A716 03A816 UART1 transmit/receive mode register (U1MR) 03A916 UART1 bit rate generator (U1BRG) 03AA16 UART1 transmit buffer register (U1TB) 03AB16 03AC16 UART1 transmit/receive control register 0 (U1C0) 03AD16 UART1 transmit/receive control register 1 (U1C1) 03AE16 UART1 receive buffer register (U1RB) 03AF16 UART transmit/receive control register 2 (UCON) 03B016 03B116 03B216 03B316 03B416 03B516 03B616 03B716 03B816 03B916 03BA16 03BB16 03BC16 03BD16 03BE16 03BF16

03C016	A-D register 0 (AD0)
03C116	
03C216 03C316	A-D register 1 (AD1)
03C416 03C516	A-D register 2 (AD2)
03C616	A-D register 3 (AD3)
03C716 03C816	
03C916 03CA16	A-D register 4 (AD4)
03CB16	A-D register 5 (AD5)
03CC16 03CD16	A-D register 6 (AD6)
03CE16 03CF16	A-D register 7 (AD7)
03D016	
03D116	
03D216	
03D316	
03D416	A-D control register 2 (ADCON2)
03D516	
03D616	A-D control register 0 (ADCON0)
03D716	A-D control register 1 (ADCON1)
03D816	
03D916	
03DA16	
03DB16	
03DC16	
03DD16	
03DE16	
03DF16	
03E016	Port P0 (P0)
03E116	Port P1 (P1)
03E216	Port P0 direction register (PD0)
03E316	Port P1 direction register (PD1)
03E416	Port P2 (P2) (Reserved)
03E516	Port P3 (P3)
03E616	Port P2 direction register (PD2) (Reserved)
03E716	Port P3 direction register (PD3)
03E816	Port P4 (P4)
03E916	Port P5 (P5)
03EA16	Port P4 direction register (PD4)
03EB16	Port P5 direction register (PD5)
03EC16	Port P6 (P6)
03ED16	Port P7 (P7)
03EE16	Port P6 direction register (PD6)
03EF16	Port P7 direction register (PD7)
03F016	
03F116	
03F216	
03F316	
03F416	
03F516	
03F616	
03F716	
03F716 03F816	
03F716 03F816 03F916	
03F716 03F816 03F916 03FA16	
03F716 03F816 03F916 03FA16 03FB16	Pull-up control register 0 (PUR0)
03F716 03F816 03F916 03FA16 03FB16 03FC16	Pull-up control register 0 (PUR0) Pull-up control register 1 (PUR1)
03F616 03F716 03F816 03F916 03FA16 03FB16 03FC16 03FD16 03FE16	

Figure 8. Location of peripheral unit control registers (2)



Central Processing Unit (CPU)

The CPU has a total of 13 registers shown in Figure 9. Seven of these registers (R0, R1, R2, R3, A0, A1, and FB) come in two sets; therefore, these have two register banks.



Figure 9. Central processing unit register

(1) Data registers (R0, R0H, R0L, R1, R1H, R1L, R2, and R3)

Data registers (R0, R1, R2, and R3) are configured with 16 bits, and are used primarily for transfer and arithmetic/logic operations.

Registers R0 and R1 each can be used as separate 8-bit data registers, high-order bits as (R0H, R1H), and low-order bits as (R0L, R1L). In some instructions, registers R2 and R0, as well as R3 and R1 can use as 32-bit data registers (R2R0, R3R1).

(2) Address registers (A0 and A1)

Address registers (A0 and A1) are configured with 16 bits, and have functions equivalent to those of data registers. These registers can also be used for address register indirect addressing and address register relative addressing.

In some instructions, registers A1 and A0 can be combined for use as a 32-bit address register (A1A0).



(3) Frame base register (FB)

Frame base register (FB) is configured with 16 bits, and is used for FB relative addressing.

(4) Program counter (PC)

Program counter (PC) is configured with 20 bits, indicating the address of an instruction to be executed.

(5) Interrupt table register (INTB)

Interrupt table register (INTB) is configured with 20 bits, indicating the start address of an interrupt vector table.

(6) Stack pointer (USP/ISP)

Stack pointer comes in two types: user stack pointer (USP) and interrupt stack pointer (ISP), each configured with 16 bits.

Your desired type of stack pointer (USP or ISP) can be selected by a stack pointer select flag (U flag). This flag is located at the position of bit 7 in the flag register (FLG).

(7) Static base register (SB)

Static base register (SB) is configured with 16 bits, and is used for SB relative addressing.

(8) Flag register (FLG)

Flag register (FLG) is configured with 11 bits, each bit is used as a flag. Figure 10 shows the flag register (FLG). The following explains the function of each flag:

• Bit 0: Carry flag (C flag)

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

• Bit 1: Debug flag (D flag)

This flag enables a single-step interrupt.

When this flag is "1", a single-step interrupt is generated after instruction execution. This flag is cleared to "0" when the interrupt is acknowledged.

• Bit 2: Zero flag (Z flag)

This flag is set to "1" when an arithmetic operation resulted in 0; otherwise, cleared to "0".

• Bit 3: Sign flag (S flag)

This flag is set to "1" when an arithmetic operation resulted in a negative value; otherwise, cleared to "0".

• Bit 4: Register bank select flag (B flag)

This flag chooses a register bank. Register bank 0 is selected when this flag is "0"; register bank 1 is selected when this flag is "1".

• Bit 5: Overflow flag (O flag)

This flag is set to "1" when an arithmetic operation resulted in overflow; otherwise, cleared to "0".

• Bit 6: Interrupt enable flag (I flag)

This flag enables a maskable interrupt.

An interrupt is disabled when this flag is "0", and is enabled when this flag is "1". This flag is cleared to "0" when the interrupt is acknowledged.



• Bit 7: Stack pointer select flag (U flag)

Interrupt stack pointer (ISP) is selected when this flag is "0"; user stack pointer (USP) is selected when this flag is "1".

This flag is cleared to "0" when a hardware interrupt is acknowledged or an INT instruction of software interrupt Nos. 0 to 31 is executed.

• Bits 8 to 11: Reserved area

• Bits 12 to 14: Processor interrupt priority level (IPL)

Processor interrupt priority level (IPL) is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than the processor interrupt priority level (IPL), the interrupt is enabled.

• Bit 15: Reserved area

The C, Z, S, and O flags are changed when instructions are executed. See the software manual for details.



Figure 10. Flag register (FLG)



Reset

There are two kinds of resets; hardware and software. In both cases, operation is the same after the reset. (See "Software Reset" for details of software resets.) This section explains on hardware resets.

When the supply voltage is in the range where operation is guaranteed, a reset is effected by holding the reset pin level "L" (0.2Vcc max.) for at least 20 cycles. When the reset pin level is then returned to the "H" level while main clock is stable, the reset status is cancelled and program execution resumes from the address in the reset vector table.

Figure 11 shows the example reset circuit. Figure 12 shows the reset sequence.



Figure 11. Example reset circuit



Figure 12. Reset sequence



Reset

(1) Processor mode register 0	(000416)	(33) Timer B0 mode register	(039B16)00?X0000
(2) Processor mode register 1		(34) Timer B1 mode register	(039C16)00?X0000
(3) System clock control register 0	(000616) 0 1 0 0 1 0 0 0	(35) UART0 transmit/receive mode	(03A016)··· 0016
(4) System clock control register 1	(000716) 0 0 1 0 0 0 0	(36) UART0 transmit/receive control register 0	(03A416)··· 0 0 0 0 1 0 0 0
(5) Address match interrupt	(000916)	(37) UART0 transmit/receive control register 1	(03A516)00000010
(6) Protect register	(000A16) XXXX 0 0 0	(38) UART1 transmit/receive mode register	(03A816)··· 0016
(7) Watchdog timer control register	(000F16) 0 0 0 ? ? ? ? ?	(39) UART1 transmit/receive control register 0	(03AC16)00001000
(8) Address match interrupt register 0	(001016) 0016	(40) UART1 transmit/receive control register 1	(03AD16)00000010
	(001116) 0016	(41) UART transmit/receive control register 2	(03B016)···X 0 0 0 0 0 0 0
	(001216)	(42) A-D control register 2	(03D416)
(9) Address match interrupt register 1	(001416) 0016	(43) A-D control register 0	(03D616)··· 0 0 0 0 0 ? ? ?
	(001516) 0016	(44) A-D control register 1	(03D716)··· 0016
	(001616)	(45) Port P0 direction register	(03E216) 0016
(10) Key input interrupt control register	(004D16) XXX ? 0 0 0	(46) Port P1 direction register	(03E316)··· 0016
(11) A-D conversion interrupt control register	(004E16) X ? 0 0 0	(47) Port P2 direction register	(03E616)X 0 0 0 0 0 0 0
(12) UART0 transmit interrupt control register	(005116) ? 0 0 0	(48) Port P3 direction register	(03E716)X 0 0 0 0 0 0
(13)UART0 receive interrupt control register	(005216) ? 0 0 0	(49) Port P4 direction register	(03EA16)X 0 0 0 0 0 0
(14) UART1 transmit interrupt control register	(005316)	(50) Port P5 direction register	(03EB16)XX 0 0 0 0 0
(15) UART1 receive interrupt control register	(005416)	(51) Port P6 direction register	(03EE16) 0016
(16) Timer A0 interrupt control register	(005516) / / / ? 0 0 0	(52) Port P7 direction register	(03EF16)
(17)Timer X0 interrupt control register	(005616)	(53) Pull-up control register 0	(03FC16) 0016
(18)Timer X1 interrupt control register	(005716) 2 0 0 0	(54) Pull-up control register 1	(03FD16) 0016
(19)Timer X2 interrupt control register	(005816)	(55) Port P1 drive capacity control register	(03FE16) 0016
(20)Timer B0 interrupt control register	(005A16) X ? 0 0 0	(56) Data registers (R0/R1/R2/R3)	000016
(21)Timer B1 interrupt control register	(005B16)	(57) Address registers (A0/A1)	000016
(22)INT0 interrupt control register	(005D16) X 0 0 ? 0 0 0	(58) Frame base register (FB)	000016
(23)INT1 interrupt control register	(005E16) X 0 0 ? 0 0 0	(59) Interrupt table register (INTB)	0000016
(24)Count start flag	(038016) 0 0 0 0 0 0 0 0	(60) User stack pointer (USP)	000016
(25)Clock prescaler reset flag	(038116) 0	(61) Interrupt stack pointer (ISP)	000016
(26)One-shot start flag		(62) Static base register (SB)	000016
(27)Trigger select flag	(038316) 0016	(63) Flag register (FLG)	000016
(28)Up-down flag	(038416)		
(29)Timer A0 mode register	(039616) 0016		
(30)Timer X0 mode register	(039716) 0016		
(31)Timer X1 mode register	(039816) 0016		
(32)Timer X2 mode register	(039916) 0016		
x : Nothing is mapped to this bit ? : Undefined			

The content of other registers and RAM is undefined when the microcomputer is reset. The initial values must therefore be set.

Figure 13. Device's internal status after a reset is cleared



Software Reset

Software Reset

Writing "1" to bit 3 of the processor mode register 0 (address 000416) applies a (software) reset to the microcomputer. A software reset has almost the same effect as a hardware reset. The contents of internal RAM are preserved.

Figure 14 shows the processor mode register 0 and 1.

7 b6 b5 b4 b3 b2 b1 b0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Symbol PM0	Address 0004 ₁₆	When reset XXXX00002	
	Bit symbol	Bit name	Function	RW
	Reserved bit	•	Must always be set to "0"	00
	PM03	Software reset bit	The device is reset when this bit is set to "1". The value of this bit is "0" when read.	00
	Nothing is as When write,		contents are indeterminate.	
rocessor mode regis	values to	this register.	ddress 000A16) to "1" when writing new	
	values to ster 1 (Note Symbol PM1	this register.	ddress 000A16) to "1" when writing new When reset 00XXXXX02	
rocessor mode regis	values to ster 1 (Note Symbol	e this register.	When reset 00XXXXX02 Function	RW
rocessor mode regis	values to ster 1 (Note Symbol PM1	e) Address 000516 Bit name	When reset 00XXXXX02	RWOOO
ocessor mode regis	values to ster 1 (Note Symbol PM1 Bit symbol Reserved bi Nothing is as	Address 000516 Bit name t	When reset 00XXXXX02 Function	1
rocessor mode regis	values to ster 1 (Note Symbol PM1 Bit symbol Reserved bi Nothing is as	Address 000516 Bit name t	When reset 00XXXXX02 Function Must always be set to "0"	1

Figure 14. Processor mode register 0 and 1.



Software wait

Software Wait

The wait bit (bit 7) of the processor mode register 1 (address 000516)(note) allows you to insert software wait states for the internal ROM/RAM areas. If this bit is 0, the bus cycle is executed in one BCLK (internal clock) period; if the bit is 1, the bus cycle is executed in two BCLK periods. This bit is cleared to 0 after a reset.

The SFR area is unaffected by this control bit; it is always accessed in two BCLK periods.

Table 2 shows the relationship between software wait states and bus cycles.

Note: Before attempting to change the contents of the processor mode register 1, set bit 1 of the protect register (address 000A16) to "1".

Area	Wait bit	Bus cycle
SFR	Invalid	2 BCLK cycles
Internal	0	1 BCLK cycle
ROM/RAM	1	2 BCLK cycles

Table 2. Software waits and bus cycles



Clock Generating Circuit

The clock generating circuit contains two oscillator circuits that supply the operating clock sources to the CPU and internal peripheral units.

	Main clock generating circuit	Sub clock generating circuit
Use of clock	CPU's operating clock source	 CPU's operating clock source
	 Internal peripheral units' 	Timer A/B/X's count clock
	operating clock source	source
Usable oscillator	Ceramic or crystal oscillator	Crystal oscillator
Pins to connect oscillator	Xin, Xout	XCIN, XCOUT
Oscillation stop/restart function	Available	Available
Oscillator status immediately after reset	Oscillating	Stopped
Other	Externally derived clock can be inp	but

Table 3. Main clock and sub clock generating circuits

Example of oscillator circuit

Figure 15 shows some examples of the main clock circuit, one using an oscillator connected to the circuit, and the other one using an externally derived clock for input. Figure 16 shows some examples of sub clock circuits, one using an oscillator connected to the circuit, and the other one using an externally derived clock for input. Circuit constants in Figures 15 and 16 vary with each oscillator used. Use the values recommended by the manufacturer of your oscillator.



Figure 15. Examples of main clock





Clock Control

Figure 17 shows the block diagram of the clock generating circuit.



Figure 17. Clock generating circuit



The following paragraphs describes the clocks generated by the clock generating circuit.

(1) Main clock

The main clock is generated by the main clock oscillation circuit. After a reset, the clock is divided by 8 to BCLK. The clock can be stopped using the main clock stop bit (bit 5 at address 0006₁₆). Stopping the clock reduces the power dissipation.

After the oscillation of the main clock oscillation circuit has stabilized, the drive capacity of the XOUT pin can be reduced using the XIN-XOUT drive capacity select bit (bit 5 at address 0007₁₆). Reducing the drive capacity of the XOUT pin reduces the power dissipation. This bit defaults to "1" when shifting to stop mode and after a reset.

(2) Sub clock

The sub clock is generated by the sub clock oscillation circuit. No sub clock is generated after a reset. After oscillation is started using the port Xc select bit (bit 4 at address 0006₁₆), the sub clock can be selected as BCLK by using the system clock select bit (bit 7 at address 0006₁₆). However, be sure that the sub clock oscillation has fully stabilized before switching.

After the oscillation of the sub clock oscillation circuit has stabilized, the drive capacity of the XCOUT pin can be reduced using the XCIN-XCOUT drive capacity select bit (bit 3 at address 0006₁₆). Reducing the drive capacity of the XCOUT pin reduces the power dissipation. This bit changes to "1" when shifting to stop mode and at a reset.

(3) BCLK

BCLK is the clock that drives the CPU, and is either the main clock or fc is derived by dividing the main clock by 2, 4, 8, or 16. BCLK is derived by dividing the main clock by 8 after a reset.

When shifting to stop mode, the main clock division select bit (bit 6 at 0006₁₆) is set to "1".

(4) Peripheral function clock

• f1, f8, f32

The clock for the peripheral devices is derived from the main clock or by dividing it by 8 or 32. The peripheral function clock is stopped by stopping the main clock or by setting the WAIT peripheral function clock stop bit (bit 2 at 000616) to "1" and then executing a WAIT instruction.

• fad

This clock has the same frequency as the main clock and is used for A-D conversion.

(5) fC32

This clock is derived by dividing the sub clock by 32. It is used for the timer A, timer B and timer X counts.

(6) fC

This clock has the same frequency as the sub clock. It is used for BCLK and for the watchdog timer.



Figure 18 shows the system clock control registers 0 and 1.

b6 b5 b4 b3 b2 b1 b0] Symbol CM0	Address 000616	When reset 4816	
	Bit symbol	Bit name	Function	RW
	CM00	Clock output function select bit	0 0 : I/O port P54	00
	CM01		0 1 : fc output 1 0 : f8 output 1 1 : Clock divide counter output	00
	CM02	WAIT peripheral function clock stop bit	0 : Do not stop f1, f8, f32 in wait mode 1 : Stop f1, f8, f32 in wait mode	00
	CM03	XCIN-XCOUT drive capacity select bit (Note 2)	0 : LOW 1 : HIGH	00
	CM04	Port Xc select bit	0 : I/O port 1 : XcIN-Xcout generation	00
	CM05	Main clock (XIN-XOUT) stop bit (Note 3,4,5)	0 : On 1 : Off	00
	CM06	Main clock division select bit 0 (Note 2)	0 : CM16 and CM17 valid 1 : Division by 8 mode	00
	CM07	System clock select bit (Note 6)	0 : XIN, XOUT 1 : XCIN, XCOUT	00
XIN after exiting fr clock select bit (C lote 4: When operating w stopped and clock lote 5: When this bit is "1 level) through the	stop the main of om the stop mo M07) to "1" befi ith an external input is accep ', XOUT become feedback resis bit to "1", be su	clock when placing the device ode, set this bit to "0". When ore setting this bit to "1". clock, the device is placed in ted. es "H" level. As internal feed ter. ure to set the port Xc select to	e in a low-power mode. If you want to op operating with a self-excited oscillator, se a mode in which only the clock oscillation back resister is still ON, XIN is pulled-up to bit (CM04) to "1". You cannot set both bits	t the sy n buffer o Xout (
ote 3: This bit is used to XIN after exiting fr clock select bit (C ote 4: When operating w stopped and clock ote 5: When this bit is "1 level) through the ote 6: Before setting this simultaneously.	stop the main of om the stop mo M07) to "1" befi ith an external input is accep ', XOUT become feedback resis bit to "1", be su	clock when placing the device ode, set this bit to "0". When ore setting this bit to "1". clock, the device is placed in ted. es "H" level. As internal feed ter. ure to set the port Xc select to (Note 1)	operating with a self-excited oscillator, se a mode in which only the clock oscillation back resister is still ON, XIN is pulled-up to	t the sy n buffer o Xout (
ote 3: This bit is used to XIN after exiting fr clock select bit (C ote 4: When operating w stopped and clock ote 5: When this bit is "1 level) through the ote 6: Before setting this simultaneously. ystem clock contro	stop the main c om the stop mc M07) to "1" befit ith an external input is accep ', Xour become feedback resis bit to "1", be st I register 1 Symbol CM1	clock when placing the device ode, set this bit to "0". When ore setting this bit to "1". clock, the device is placed in ted. es "H" level. As internal feed ter. ure to set the port Xc select to (Note 1)	operating with a self-excited oscillator, se a mode in which only the clock oscillation back resister is still ON, XIN is pulled-up to bit (CM04) to "1". You cannot set both bits When reset 2016	t the sy n buffer o Хоит (
ote 3: This bit is used to XIN after exiting fr clock select bit (C ote 4: When operating w stopped and clock ote 5: When this bit is "1 level) through the ote 6: Before setting this simultaneously. pstem clock contro	stop the main of om the stop mo MO7) to "1" befit ith an external input is accep ', XOUT become feedback resis bit to "1", be st I register 1 Symbol	clock when placing the device ode, set this bit to "0". When ore setting this bit to "1". clock, the device is placed in ted. es "H" level. As internal feed ter. ure to set the port Xc select to (Note 1) I Address 000716	operating with a self-excited oscillator, se a mode in which only the clock oscillation back resister is still ON, XIN is pulled-up to bit (CM04) to "1". You cannot set both bits When reset	t the sy n buffer o Xout (
ote 3: This bit is used to XIN after exiting fr clock select bit (C ote 4: When operating w stopped and clock ote 5: When this bit is "1 level) through the ote 6: Before setting this simultaneously. pstem clock contro	stop the main c om the stop mc M07) to "1" befi inh an external input is accep 7, XOUT become feedback resis bit to "1", be su I register 1 Symbol CM1	clock when placing the device ode, set this bit to "0". When ore setting this bit to "1". clock, the device is placed in ted. es "H" level. As internal feed ter. ure to set the port Xc select to (Note 1) Address 000716 Bit name All clock stop control bit (Note 4)	operating with a self-excited oscillator, se a mode in which only the clock oscillation back resister is still ON, XIN is pulled-up to bit (CM04) to "1". You cannot set both bits When reset 2016 Function 0 : Clock on	R W
ote 3: This bit is used to XIN after exiting fr clock select bit (C ote 4: When operating w stopped and clock ote 5: When this bit is "1 level) through the ote 6: Before setting this simultaneously. pstem clock contro	stop the main c om the stop mc M07) to "1" befit ith an external input is accep ', Xout become feedback resis bit to "1", be su I register 1 Symbol CM1 Bit symbol CM10	clock when placing the device ode, set this bit to "0". When ore setting this bit to "1". clock, the device is placed in ted. es "H" level. As internal feed ter. ure to set the port Xc select to (Note 1) I Address 000716 Bit name All clock stop control bit (Note 4)	operating with a self-excited oscillator, se a mode in which only the clock oscillation back resister is still ON, XIN is pulled-up to bit (CM04) to "1". You cannot set both bits When reset 2016 Function 0 : Clock on 1 : All clocks off (stop mode)	R W
ote 3: This bit is used to XIN after exiting fr clock select bit (C ote 4: When operating w stopped and clock ote 5: When this bit is "1 level) through the ote 6: Before setting this simultaneously. pstem clock contro	stop the main of om the stop mo M07) to "1" befit ith an external input is accep ', Xour become feedback resis bit to "1", be st I register 1 Symbol CM1 Bit symbol CM10 Reserved	clock when placing the device ode, set this bit to "0". When ore setting this bit to "1". clock, the device is placed in ted. es "H" level. As internal feed ter. ure to set the port Xc select to (Note 1) I Address 000716 Bit name All clock stop control bit (Note 4) bit	operating with a self-excited oscillator, se a mode in which only the clock oscillation back resister is still ON, XIN is pulled-up to bit (CM04) to "1". You cannot set both bits When reset 2016 Function 0 : Clock on 1 : All clocks off (stop mode) Always set to "0"	R W
ote 3: This bit is used to XIN after exiting fr clock select bit (C ote 4: When operating w stopped and clock ote 5: When this bit is "1 level) through the ote 6: Before setting this simultaneously. pstem clock contro	stop the main of om the stop mo M07) to "1" bef ith an external input is accep 7, XOUT become feedback resis bit to "1", be su I register 1 Symbol CM1 Bit symbol CM10 Reserved Reserved	clock when placing the device ode, set this bit to "0". When ore setting this bit to "1". clock, the device is placed in ted. es "H" level. As internal feed ter. ure to set the port Xc select to (Note 1) I Address 000716 Bit name All clock stop control bit (Note 4) bit bit	operating with a self-excited oscillator, se a mode in which only the clock oscillation back resister is still ON, XIN is pulled-up to bit (CM04) to "1". You cannot set both bits When reset 2016 Function 0 : Clock on 1 : All clocks off (stop mode) Always set to "0"	t the sy h buffer x Хоит (s R W 0 0 0 0 0 0
ote 3: This bit is used to XIN after exiting fr clock select bit (C ote 4: When operating w stopped and clock ote 5: When this bit is "1 level) through the ote 6: Before setting this simultaneously. pstem clock contro	stop the main of om the stop mo M07) to "1" befit input is accep 7, Xout become feedback resis bit to "1", be su I register 1 Symbol CM1 Bit symbol CM10 Reserved Reserved	clock when placing the device ode, set this bit to "0". When ore setting this bit to "1". clock, the device is placed in ted. es "H" level. As internal feed ter. ure to set the port Xc select to (Note 1) I Address 000716 Bit name All clock stop control bit (Note 4) bit bit	operating with a self-excited oscillator, se a mode in which only the clock oscillation back resister is still ON, XIN is pulled-up to bit (CM04) to "1". You cannot set both bits When reset 2016 Function 0 : Clock on 1 : All clocks off (stop mode) Always set to "0" Always set to "0"	t the sy h buffer x Хоит (s R W 0 0 0 0 0 0 0 0
ote 3: This bit is used to XIN after exiting fr clock select bit (C ote 4: When operating w stopped and clock ote 5: When this bit is "1 level) through the ote 6: Before setting this simultaneously. pstem clock contro	stop the main of om the stop mo M07) to "1" befin input is accepp ', Xout become feedback resis bit to "1", be su I register 1 Symbol CM1 Bit symbol CM10 Reserved Reserved Reserved	clock when placing the device ide, set this bit to "0". When ore setting this bit to "1". clock, the device is placed in ted. es "H" level. As internal feedle ter. ure to set the port Xc select to (Note 1) I Address 000716 Bit name All clock stop control bit (Note 4) bit bit bit XIN-XOUT drive capacity	operating with a self-excited oscillator, se a mode in which only the clock oscillation back resister is still ON, XIN is pulled-up to bit (CM04) to "1". You cannot set both bits When reset 2016 Function 0 : Clock on 1 : All clocks off (stop mode) Always set to "0" Always set to "0" Always set to "0" Always set to "0"	t the sy buffer 0 Хоит (5

Figure 18. Clock control registers 0 and 1



Clock Output

The clock output function select bit allows you to choose the clock from f8, fc, or a divide-by-n clock that is output from the P54/CKOUT pin. The clock divide counter is an 8-bit counter whose count source is f32, and its divide ratio can be set in the range of 0016 to FF16. Figure 19 shows a block diagram of clock output.



Figure 19. Block diagram of clock output



Wait Mode

Stop Mode

Writing "1" to the all-clock stop control bit (bit 0 at address 000716) stops all oscillation and the microcomputer enters stop mode. In stop mode, the content of the internal RAM is retained provided that VCC remains above 2V.

Because the oscillation of BCLK, f1 to f32, fc, fc32, and fAD stops in stop mode, peripheral functions such as the A-D converter and watchdog timer do not function. However, timer A, timer B and timer X operate provided that the event counter mode is set to an external pulse, and UART0 functions provided an external clock is selected. Table 4 shows the status of the ports in stop mode.

Stop mode is cancelled by a hardware reset or interrupt. If an interrupt is to be used to cancel stop mode, that interrupt must first have been enabled.

When shifting to stop mode, the main clock division select bit 0 (bit 6 at 000616) is set to "1".

Table 4. Port status during stop mode

	Pin	States
Port		Retains status before stop mode
CLKOUT	When fc selected	"H"
	When f8, clock devided counter output selected	Retains status before stop mode

Wait Mode

When a WAIT instruction is executed, BCLK stops and the microcomputer enters the wait mode. In this mode, oscillation continues but BCLK and watchdog timer stop. Writing "1" to the WAIT peripheral function clock stop bit and executing a WAIT instruction stops the clock being supplied to the internal peripheral functions, allowing power dissipation to be reduced. Table 5 shows the status of the ports in wait mode. Wait mode is cancelled by a hardware reset or interrupt. If an interrupt is used to cancel wait mode, the microcomputer restarts using as BCLK the clock that had been selected when the WAIT instruction was executed.

	Pin	States	
Port		Retains status before wait mode	
CLKOUT	When fc selected Does not stop		
	When f8, clock devided counter output selected	Does not stop when the WAIT peripheral function clock stop bit is "0". When the WAIT peripheral function clock stop bit is "1",the status immedi- ately prior to entering wait mode is maintained.	



Status Transition of BCLK

Status Transition of BCLK

Power dissipation can be reduced and low-voltage operation achieved by changing the count source for BCLK. Table 6 shows the operating modes corresponding to the settings of system clock control registers 0 and 1.

After a reset, operation defaults to division by 8 mode. When shifting to stop mode, the main clock division select bit 0 (bit 6 at address 0006₁₆) is set to "1". The following shows the operational modes of BCLK.

(1) Division by 2 mode

The main clock is divided by 2 to obtain the BCLK.

(2) Division by 4 mode

The main clock is divided by 4 to obtain the BCLK.

(3) Division by 8 mode

The main clock is divided by 8 to obtain the BCLK. Note that oscillation of the main clock must have stabilized before transferring from this mode to another mode.

(4) Division by 16 mode

The main clock is divided by 16 to obtain the BCLK.

(5) No-division mode

The main clock is used as BCLK.

(6) Low-speed mode

fc is used as BCLK. Note that oscillation of both the main and sub clocks must have stabilized before transferring from this mode to another or vice versa. At least 2 to 3 seconds are required after the sub clock starts. Therefore, the program must be written to wait until this clock has stabilized immediately after powering up and after stop mode is cancelled.

(7) Low power dissipation mode

fc is the BCLK and the main clock is stopped.

CM17	CM16	CM07	CM06	CM05	CM04	Operating mode of BCLK
0	1	0	0	0	Invalid	Division by 2 mode
1	0	0	0	0	Invalid	Division by 4 mode
Invalid	Invalid	0	1	0	Invalid	Division by 8 mode
1	1	0	0	0	Invalid	Division by 16 mode
0	0	0	0	0	Invalid	No-division mode
Invalid	Invalid	1	Invalid	0	1	Low-speed mode
Invalid	Invalid	1	Invalid	1	1	Low power dissipation mode

Table 6. Operating modes dictated by settings of system clock control registers 0 and 1



Power Saving

Power Saving

There are three power save modes.

(1) Normal operating mode

• High-speed mode

In this mode, one main clock cycle forms BCLK. The CPU operates on the BCLK. The peripheral functions operate on the clocks specified for each respective function.

Medium-speed mode

In this mode, the main clock is divided into 2, 4, 8, or 16 to form BCLK. The CPU operates on the BCLK. The peripheral functions operated on the clocks specified for each respective function.

• Low-speed mode

In this mode, fc forms BCLK. The CPU operates on the fc clock. fc is the clock supplied by the subclock. The peripheral functions operate on the clocks specified for each respective function.

Low power-dissipation mode

This mode is selected when the main clock is stopped from low-speed mode. The CPU operates on the fc clock. fc is the clock supplied by the subclock. Only the peripheral functions for which the subclock was selected as the count source continue to run.

(2) Wait mode

CPU operation is halted in this mode. The oscillator continues to run.

(3) Stop mode

All oscillators stop in this mode. The CPU and internal peripheral functions all stop. Of all 3 power saving modes, power savings are greatest in this mode.

Figure 20 shows the transition between each of the three modes, (1), (2), and (3).



Power Saving



Figure 20. Clock transition



Protection

Protection

The protection function is provided so that the values in important registers cannot be changed in the event that the program runs out of control. Figure 21 shows the protect register. The values in the processor mode register 0 (address 000416), processor mode register 1 (address 000516), system clock control register 0 (address 000616), system clock control register 1 (address 000716) and port P4 direction register (address 03EA16) can only be changed when the respective bit in the protect register is set to "1". Therefore, important outputs can be allocated to port P4.

If, after "1" (write-enabled) has been written to the port P4 direction register write-enable bit (bit 2 at address 000A16), a value is written to any address, the bit automatically reverts to "0" (write-inhibited). However, the system clock control registers 0 and 1 write-enable bit (bit 0 at 000A16) and processor mode register 0 and 1 write-enable bit (bit 1 at 000A16) do not automatically return to "0" after a value has been written to an address. The program must therefore be written to return these bits to "0".



Figure 21. Protect register



Overview of Interrupt

Type of Interrupts

Figure 22 lists the types of interrupts.



Figure 22. Classification of interrupts

 Maskable interrupt 	: An interrupt which can be enabled (disabled) by the interrupt enable flag (I
	flag) or whose interrupt priority can be changed by priority level.
 Non-maskable interrupt 	: An interrupt which cannot be enabled (disabled) by the interrupt enable flag
	(I flag) or whose interrupt priority cannot be changed by priority level.



Software Interrupts

A software interrupt occurs when executing certain instructions. Software interrupts are non-maskable interrupts.

• Undefined instruction interrupt

An undefined instruction interrupt occurs when executing the UND instruction.

Overflow interrupt

An overflow interrupt occurs when executing the INTO instruction with the overflow flag (O flag) set to "1". The following are instructions whose O flag changes by arithmetic:

ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, SUB

BRK interrupt

A BRK interrupt occurs when executing the BRK instruction.

• INT interrupt

An INT interrupt occurs when assigning one of software interrupt numbers 0 through 63 and executing the INT instruction. Software interrupt numbers 0 through 31 are assigned to peripheral I/O interrupts, so executing the INT instruction allows executing the same interrupt routine that a peripheral I/O interrupt does.

The stack pointer (SP) used for the INT interrupt is dependent on which software interrupt number is involved.

So far as software interrupt numbers 0 through 31 are concerned, the microcomputer saves the stack pointer assignment flag (U flag) when it accepts an interrupt request. If change the U flag to "0" and select the interrupt stack pointer (ISP), and then execute an interrupt sequence. When returning from the interrupt routine, the U flag is returned to the state it was before the acceptance of interrupt request. So far as software numbers 32 through 63 are concerned, the stack pointer does not make a shift.



Hardware Interrupts

Hardware interrupts are classified into two types - special interrupts and peripheral I/O interrupts.

(1) Special interrupts

Special interrupts are non-maskable interrupts.

Reset

Reset occurs if an "L" is input to the RESET pin.

DBC interrupt

This interrupt is exclusively for the debugger, do not use it in other circumstances.

Watchdog timer interrupt

Generated by the watchdog timer.

• Single-step interrupt

This interrupt is exclusively for the debugger, do not use it in other circumstances. With the debug flag (D flag) set to "1", a single-step interrupt occurs after one instruction is executed.

Address match interrupt

An address match interrupt occurs immediately before the instruction held in the address indicated by the address match interrupt register is executed with the address match interrupt enable bit set to "1". If an address other than the first address of the instruction in the address match interrupt register is set, no address match interrupt occurs.

(2) Peripheral I/O interrupts

A peripheral I/O interrupt is generated by one of built-in peripheral functions. The interrupt vector table is the same as the one for software interrupt numbers 0 through 31 the INT instruction uses. Peripheral I/O interrupts are maskable interrupts.

Key-input interrupt

A key-input interrupt occurs if an "L" is input to the $\overline{\text{KI}}$ pin.

• A-D conversion interrupt

This is an interrupt that the A-D converter generates.

• UART0 and UART1 transmission interrupt

These are interrupts that the serial I/O transmission generates.

• UART0 and UART1 reception interrupt

These are interrupts that the serial I/O reception generates.

• Timer A0 interrupt

This is an interrupts that timer A0 generates.

• Timer B0 and timer B2 interrupt

These are interrupts that timer B generates.

• Timer X0 to timer X2 interrupt

These are interrupts that timer X generates.

• INT0 and INT1 interrupt

An INT interrupt occurs if either a rising edge or a falling edge is input to the INT pin.



Interrupts and Interrupt Vector Tables

If an interrupt request is accepted, a program branches to the interrupt routine set in the interrupt vector table. Set the first address of the interrupt routine in each vector table. Figure 23 shows format for specifying interrupt vector addresses.

Two types of interrupt vector tables are available — fixed vector table in which addresses are fixed and variable vector table in which addresses can be varied by the setting.





• Fixed vector tables

The fixed vector table is a table in which addresses are fixed. The vector tables are located in an area extending from FFFDC16 to FFFFF16. One vector table comprises four bytes. Set the first address of interrupt routine in each vector table. Table 7 shows the interrupts assigned to the fixed vector tables and addresses of vector tables.

Interrupt source	Vector table addresses	Remarks
	Address (L) to address (H)	
Undefined instruction	FFFDC16 to FFFDF16	Interrupt on UND instruction
Overflow	FFFE016 to FFFE316	Interrupt on INTO instruction
BRK instruction	FFFE416 to FFFE716	If the vector is filled with FF16, program execution starts from
		the address shown by the vector in the variable vector table
Address match	FFFE816 to FFFEB16	There is an address-matching interrupt enable bit
Single step (Note)	FFFEC16 to FFFEF16	Do not use
Watchdog timer	FFFF016 to FFFF316	
DBC (Note)	FFFF416 to FFFF716	Do not use
-	FFFF816 to FFFFB16	-
Reset	FFFFC16 to FFFFF16	

Table 7. Interrupt and fixed vector address

Note: Interrupts used for debugging purposes only.





• Variable vector tables

The addresses in the variable vector table can be modified, according to the user's settings. Indicate the first address using the interrupt table register (INTB). The 256-byte area subsequent to the address the INTB indicates becomes the area for the variable vector tables. One vector table comprises four bytes. Set the first address of the interrupt routine in each vector table. Table 8 shows the interrupts assigned to the variable vector tables and addresses of vector tables.

Software interrupt number	Vector table address Address (L) to address (H)	Interrupt source	Remarks
Software interrupt number 0	+0 to +3 (Note)	BRK instruction	Cannot be masked by I flag
Software interrupt number 11	+44 to +47 (Note)		
Software interrupt number 12	+48 to +51 (Note)		
Software interrupt number 13	+52 to +55 (Note)	Key input interrupt	
Software interrupt number 14	+56 to +59 (Note)	A-D	
Software interrupt number 17	+68 to +71 (Note)	UART0 transmit	
Software interrupt number 18	+72 to +75 (Note)	UART0 receive	
Software interrupt number 19	+76 to +79 (Note)	UART1 transmit	
Software interrupt number 20	+80 to +83 (Note)	UART1 receive	
Software interrupt number 21	+84 to +87 (Note)	Timer A0	
Software interrupt number 22	+88 to +91 (Note)	Timer X0	
Software interrupt number 23	+92 to +95 (Note)	Timer X1	
Software interrupt number 24	+96 to +99 (Note)	Timer X2	
Software interrupt number 25	+100 to +103 (Note)		
Software interrupt number 26	+104 to +107 (Note)	Timer B0	
Software interrupt number 27	+108 to +111 (Note)	Timer B1	
Software interrupt number 28	+112 to +115 (Note)		
Software interrupt number 29	+116 to +119 (Note)	INT0	
Software interrupt number 30	+120 to +123 (Note)	INT1	
Software interrupt number 31	+124 to +127 (Note)		
Software interrupt number 32	+128 to +131 (Note)		
to Software interrupt number 63	to +252 to +255 (Note)	Software interrupt	Cannot be masked by I flag

Table 8. Interrupt causes (variable interrupt vector addresses)

Note : Address relative to address in interrupt table register (INTB).



Interrupt Control

Descriptions are given here regarding how to enable or disable maskable interrupts and how to set the priority to be accepted. What is described here does not apply to non-maskable interrupts.

Enable or disable a maskable interrupt using the interrupt enable flag (I flag), interrupt priority level select bit, and processor interrupt priority level (IPL). Whether an interrupt request is present or absent is indicated by the interrupt request bit. The interrupt request bit and the interrupt priority level selection bit are located in the interrupt control register of each interrupt. Also, the interrupt enable flag (I flag) and the IPL are located in the flag register (FLG).

Figure 24 shows the interrupt control registers.





Figure 24. Interrupt control register



Interrupt Enable Flag

The interrupt enable flag (I flag) controls the enabling and disabling of maskable interrupts. Setting this flag to "1" enables all maskable interrupts; setting it to "0" disables all maskable interrupts. This flag is set to "0" after reset.

Interrupt Request Bit

The interrupt request bit is set to "1" by hardware when an interrupt is requested. After the interrupt is accepted and jumps to the corresponding interrupt vector, the request bit is set to "0" by hardware. The interrupt request bit can also be set to "0" by software. (Do not set this bit to "1").

Interrupt Priority Level Select Bit and Processor Interrupt Priority Level (IPL)

Set the interrupt priority level using the interrupt priority level select bit, which is one of the component bits of the interrupt control register. When an interrupt request occurs, the interrupt priority level is compared with the IPL. The interrupt is enabled only when the priority level of the interrupt is higher than the IPL. Therefore, setting the interrupt priority level to "0" disables the interrupt.

Table 9 shows the settings of interrupt priority levels and Table 10 shows the interrupt levels enabled, according to the consist of the IPL.

The following are conditions under which an interrupt is accepted:

- · interrupt enable flag (I flag) = 1
- \cdot interrupt request bit = 1
- interrupt priority level > IPL

The interrupt enable flag (I flag), the interrupt request bit, the interrupt priority select bit, and the IPL are independent, and they are not affected by one another.

Table 9. Settings of interrupt priority levels

Interrupt priority level select bit			Interrupt priority level	Priority order
b2 0	b1 0	b0 0	Level 0 (interrupt disabled)	
0	0	1	Level 1	Low
0	1	0	Level 2	
0	1	1	Level 3	
1	0	0	Level 4	
1	0	1	Level 5	
1	1	0	Level 6	V
1	1	1	Level 7	High

Table 10. Interrupt levels enabled accordingto the contents of the IPL

IPL			Enabled interrupt priority levels
IPL2	IPL1	IPL0	
0	0	0	Interrupt levels 1 and above are enabled
0	0	1	Interrupt levels 2 and above are enabled
0	1	0	Interrupt levels 3 and above are enabled
0	1	1	Interrupt levels 4 and above are enabled
1	0	0	Interrupt levels 5 and above are enabled
1	0	1	Interrupt levels 6 and above are enabled
1	1	0	Interrupt levels 7 and above are enabled
1	1	1	All maskable interrupts are disabled



Changing the Interrupt Control Register

< Program examples >

The program examples are described as follow:

Example 1: INT_SW	ITCH1:	
FCLF	R I	; Disable interrupts.
AND	B #00h, 0055	h ; Clear TA0IC int. priority level and int. request bit.
NOP		; Four NOP instructions are required when using HOLD function.
NOP		
FSE	· I	; Enable interrupts.
Example 2:		
INT_SW	ITCH2:	
FCLF	R I	; Disable interrupts.
AND	B #00h, 0055l	h ; Clear TA0IC int. priority level and int. request bit.
MOV	W MEM, R0	; Dummy read.
FSE	· I	; Enable interrupts.
Example 3:		
INT_SW	ITCH3:	
PUS	HC FLG	; Push Flag register onto stack
FCLF	R I	; Disable interrupts.
AND	B #00h, 0055l	h ; Clear TA0IC int. priority level and int. request bit.
POP	C FLG	; Enable interrupts.

The reason why two NOP instructions or dummy read are inserted before FSET I in Examples 1 and 2 is to prevent the interrupt enable flag I from being set before the interrupt control register is rewritten due to effects of the instruction queue.

If changing the interrupt control register using an instruction other than the instructions listed hear, and if an interrupt occurs associated with this register during execution of the instruction, there can be instances in which the interrupt request bit is not set. To avoid this problem, use one of the instructions given below to change the register.

Following instructions: AND, OR, BCLR or BSET


Interrupt Sequence

An interrupt sequence — what are performed over a period from the instant an interrupt is accepted to the instant the interrupt routine is executed — is described here.

If an interrupt occurs during execution of an instruction, the processor determines its priority when the execution of the instruction is completed, and transfers control to the interrupt sequence from the next cycle. If an interrupt occurs during execution of either the SMOVB, SMOVF, SSTR or RMPA instruction, the processor temporarily suspends the instruction being executed, and transfers control to the interrupt sequence.

In the interrupt sequence, the processor carries out the following in sequence given:

- (1) CPU gets the interrupt information (the interrupt number and interrupt request level) by reading address 0000016. After this, the corresponding interrupt request bit becomes "0".
- (2) Saves the content of the flag register (FLG) as it was immediately before the start of interrupt sequence in the temporary register (Note) within the CPU.
- (3) Sets the interrupt enable flag (I flag), the debug flag (D flag), and the stack pointer select flag (U flag) to "0" (the U flag, however, does not change if the INT instruction, in software interrupt numbers 32 through 63, is executed).
- (4) Saves the content of the temporary register (Note) within the CPU in the stack area.
- (5) Saves the content of the program counter (PC) in the stack area.
- (6) Sets the interrupt priority level of the accepted instruction in the IPL.

After the interrupt sequence is completed, the processor resumes executing instructions from the first address of the interrupt routine.

Note: This register cannot be utilized by the user.

Interrupt Response Time

'Interrupt response time' is the period between the instant an interrupt occurs and the instant the first instruction within the interrupt routine has been executed. This time comprises the period from the occurrence of an interrupt to the completion of the instruction under execution at that moment (a) and the time required for executing the interrupt sequence (b). Figure 25 shows the interrupt response time.



Figure 25. Interrupt response time



Time (a) is dependent on the instruction under execution. Thirty cycles is the maximum required for the DIVX instruction (without wait).

Time (b) is as shown in Table 11.

Table 11. Time required for executing the interrupt sequence

	V	I	1	
Interrupt vector address	Stack pointer (SP) value	16-bit bus, without wait	8-bit bus, without wait	
Even	Even	18 cycles (Note 1)	20 cycles (Note 1)	
Even	Odd	19 cycles (Note 1)	20 cycles (Note 1)	
Odd (Note 2)	Even	19 cycles (Note 1)	20 cycles (Note 1)	
Odd (Note 2)	Odd	20 cycles (Note 1)	20 cycles (Note 1)	

Note 1: Add 2 cycles in the case of a DBC interrupt; add 1 cycle in the case either of an address match interrupt or of a single-step interrupt.

Note 2: Locate an interrupt vector address in an even address, if possible.

BCLK	
Address bus	Address Indeterminate SP-2 SP-4 vec vec+2 PC
Data bus	Interrupt Indeterminate SP-2 SP-4 vec vec+2 contents contents
R	
Ŵ	
	The indeterminate segment is dependent on the queue buffer. If the queue buffer is ready to take an instruction, a read cycle occurs.

Figure 26. Time required for executing the interrupt sequence

Variation of IPL when Interrupt Request is Accepted

If an interrupt request is accepted, the interrupt priority level of the accepted interrupt is set in the IPL. If an interrupt request, that does not have an interrupt priority level, is accepted, one of the values shown in Table 12 is set in the IPL.

Interrupt sources without priority levels	Value set in the IPL
Watchdog timer	7
Reset	0
Other	Not changed



Saving Registers

In the interrupt sequence, only the contents of the flag register (FLG) and that of the program counter (PC) are saved in the stack area.

First, the processor saves the 4 high-order bits of the program counter, and 4 high-order bits and 8 loworder bits of the FLG register, 16 bits in total, in the stack area, then saves 16 low-order bits of the program counter. Figure 27 shows the state of the stack as it was before the acceptance of the interrupt request, and the state the stack after the acceptance of the interrupt request.

Save other necessary registers at the beginning of the interrupt routine using software. Using the PUSHM instruction alone can save all the registers except the stack pointer (SP).



Figure 27. State of stack before and after acceptance of interrupt request

The operation of saving registers carried out in the interrupt sequence is dependent on whether the content of the stack pointer (Note), at the time of acceptance of an interrupt request, is even or odd. If the content of the stack pointer (Note) is even, the content of the flag register (FLG) and the content of the program counter (PC) are saved, 16 bits at a time. If odd, their contents are saved in two steps, 8 bits at a time. Figure 28 shows the operation of the saving registers.

Note: Stack pointer indicated by U flag.



Figure 28. Operation of saving registers



Returning from an Interrupt Routine

Executing the REIT instruction at the end of an interrupt routine returns the contents of the flag register (FLG) as it was immediately before the start of interrupt sequence and the contents of the program counter (PC), both of which have been saved in the stack area. Then control returns to the program that was being executed before the acceptance of the interrupt request, so that the suspended process resumes.

Return the other registers saved by software within the interrupt routine using the POPM or similar instruction before executing the REIT instruction.

Interrupt Priority

If there are two or more interrupt requests occurring at a point in time within a single sampling (checking whether interrupt requests are made), the interrupt assigned a higher priority is accepted.

Assign an arbitrary priority to maskable interrupts (peripheral I/O interrupts) using the interrupt priority level select bit. If the same interrupt priority level is assigned, however, the interrupt assigned a higher hardware priority is accepted.

Priorities of the special interrupts, such as Reset (dealt with as an interrupt assigned the highest priority), watchdog timer interrupt, etc. are regulated by hardware.

Figure 29 shows the priorities of hardware interrupts.

Software interrupts are not affected by the interrupt priority. If an instruction is executed, control branches invariably to the interrupt routine.

Interrupt Priority Level Judge Circuit

This circuit selects the interrupt with the highest priority level when two or more interrupts are generated simultaneously.

Figure 30 shows the interrupt resolution circuit.



Reset > DBC > Watchdog timer > Peripheral I/O > Single step > Address match





Figure 30. Interrupt resolution circuit



Key Input Interrupt

Key Input Interrupt

If the direction register of any of P00 to P07 is set for input and a falling edge is input to that port, a key input interrupt is generated. A key input interrupt can also be used as a key-on wakeup function for cancelling the wait mode or stop mode. Figure 31 shows the block diagram of the key input interrupt. Note that if an "L" level is input to any pin that has not been disabled for input, inputs to the other pins are not detected as an interrupt.



Figure 31. Block diagram of key input interrupt



Address Match Interrupt

Address Match Interrupt

An address match interrupt is generated when the address match interrupt address register contents match the program counter value. Two address match interrupts can be set, each of which can be enabled and disabled by an address match interrupt enable bit. Address match interrupts are not affected by the interrupt enable flag (I flag) and processor interrupt priority level (IPL). Figure 32 shows the address match interrupt-related registers.



Figure 32. Address match interrupt-related registers



Precautions for Interrupts

(1) Reading address 0000016

• When maskable interrupt is occurred, CPU read the interrupt information (the interrupt number and interrupt request level) in the interrupt sequence.

The interrupt request bit of the certain interrupt written in address 0000016 will then be set to "0". Reading address 0000016 by software sets enabled highest priority interrupt source request bit to "0". Though the interrupt is generated, the interrupt routine may not be executed. Do not read address 0000016 by software.

(2) Setting the stack pointer

• The value of the stack pointer immediately after reset is initialized to 000016. Accepting an interrupt before setting a value in the stack pointer may become a factor of runaway. Be sure to set a value in the stack pointer before accepting an interrupt. Concerning the first instruction immediately after reset, generating any interrupts is prohibited.

(3) External interrupt

- Either an "L" level or an "H" level of at least 250 ns width is necessary for the signal input to pins INT0 and INT1 regardless of the CPU operation clock.
- When changing a polarity of pins INTO and INT1, the interrupt request bit may become "1". Clear the interrupt request bit after changing the polarity. Figure 33 shows the switching condition of INT interrupt request.



Figure 33. Switching condition of INT interrupt request

(4) Changing interrupt control register

See "Changing Interrupt Control Register".



Watchdog Timer

Watchdog Timer

The watchdog timer has the function of detecting when the program is out of control. The watchdog timer is a 15-bit counter which down-counts the clock derived by dividing the BCLK using the prescaler. A watchdog timer interrupt is generated when an underflow occurs in the watchdog timer. When XIN is selected for the BCLK, bit 7 of the watchdog timer control register (address 000F16) selects the prescaler division ratio (by 16 or by 128). When XCIN is selected as the BCLK, the prescaler is set for division by 2 regardless of bit 7 of the watchdog timer control register (address 000F16).

When XIN is selected in BCLK



For example, when BCLK is 10MHz and the prescaler division ratio is set to 16, the watchdog timer cycle is approximately 52.4 ms.

The watchdog timer is initialized by writing to the watchdog timer start register (address 000E16) and when a watchdog timer interrupt request is generated. The prescaler is initialized only when the microcomputer is reset. After a reset is cancelled, the watchdog timer and prescaler are both stopped. The count is started by writing to the watchdog timer start register (address 000E16).

Figure 34 shows the block diagram of the watchdog timer. Figure 35 shows the watchdog timer-related registers.



Figure 34. Block diagram of watchdog timer



Watchdog Timer



Figure 35. Watchdog timer control and start registers



Timer

There are six 16-bit timers. These timers can be classified by function into timer A (one), timers B (two) and timers X (three). All these timers function independently. Figures 36 show the block diagram of timers.



Figure 36. Timer block diagram



Timer A

Figure 37 shows the block diagram of timer A. Figures 38 to 40 show the timer A-related registers. Use the timer A0 mode register bits 0 and 1 to choose the desired mode.

Timer A has the four operation modes listed as follows:

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts pulses from an external source or a timer over flow.
- One-shot timer mode: The timer stops counting when the count reaches "000016".
- Pulse width modulation (PWM) mode: The timer outputs pulses of a given width.



Figure 37. Block diagram of timer A

	Bit symbol TMOD0	Bit name Operation mode select bit	Function	RW
	TMOD0	Operation mode select bit		
	TMOD1		0 0 : Timer mode 0 1 : Event counter mode 1 0 : One-shot timer mode 1 1 : Pulse width modulation (PWM) mode	00
·	MR0 MR1	- Function varies with each o	peration mode	000
	MR2			000
	ТСКО	Count source select hit		00
		MR1 MR2 MR3	MR1 Function varies with each or MR2 MR3 TCK0 Count source select bit	MR0 (PWM) mode MR1 Function varies with each operation mode MR2 MR3 TCK0 Count source select bit











One-shot start flag	Symbo ONSF	I Address 038216	When reset XXXX00002	
	Bit symbol	Bit name	Function	RIV
	TA0OS	Timer A0 one-shot start f		0
	TX0OS	Timer X0 one-shot start f	When read the value is "0"	
	TX1OS	Timer X1 one-shot start f	lag	
	TX2OS	Timer X2 one-shot start f	lag	
	Nothing is a When write,			
Trigger select registe	r Symbol TRGSR	Address 038316	When reset 0016	
	Bit symbol	Bit name	Function	R
	TA0TGL	Timer A0 event/trigger select bit	b1 b0 0 0 : Input on TA0in is selected (Note) 0 1 : TB1 overflow is selected	
	TA0TGH		1 0 : TX2 overflow is selected 1 1 : TX0 overflow is selected	0
	TX0TGL	Timer X0 event/trigger select bit	b3 b2 0 0 : Input on TX0INOUT is selected (Note) 0 1 : TB1 overflow is selected	0
	TX0TGH		1 0 : TA0 overflow is selected 1 1 : TX1 overflow is selected	0
\	TX1TGL	Timer X1 event/trigger select bit	0 0 : Input on TX1INOUT is selected (Note) 0 1 : TB1 overflow is selected	0
	TX1TGH		1 0 : TX0 overflow is selected 1 1 : TX2 overflow is selected	0
L	TX2TGL	Timer X2 event/trigger select bit	0 0 : Input on TX2INOUT is selected (Note) 0 1 : TB1 overflow is selected	
l	TX2TGH		1 0 : TX1 overflow is selected 1 1 : TA0 overflow is selected	
	Note: Set th	e corresponding port di	rection register to "0"(input mode).	
Clock prescaler reset	t flag			
b7 b6 b5 b4 b3 b2 b1 b0	Symbol CPSRF	Address 038116	When reset 0XXXXXX2	
	Bit symbol	Bit name	Function	R
	Nothing is as		contents are indeterminate.	
	CPSR	Clock prescaler reset flag	0 : No effect 1 : Prescaler is reset (When read, the value is "0")	0

Figure 40. Timer A-related registers (3)



(1) Timer mode

In this mode, the timer counts an internally generated count source. (See Table 13.) Figure 41 shows the timer A0 mode register in timer mode.

Table 13. Specifications of timer mode	Table 13.	Specifications	of timer	mode
--	-----------	----------------	----------	------

Item	Specification
Count source	f1, f8, f32, fC32
Count operation	Down count
	• When the timer underflows, it reloads the reload register contents before
	continuing counting
Divide ratio	1/(n+1) n : Set value
Count start condition	Count start flag is set (= 1)
Count stop condition	Count start flag is reset (= 0)
Interrupt request generation timing	When the timer underflows
TA0IN pin function	Programmable I/O port or gate input
TA0OUT pin function	Programmable I/O port or pulse output
Read from timer	Count value can be read out by reading timer A0 register
Write to timer	When counting stopped
	When a value is written to timer A0 register, it is written to both reload register and counter
	When counting in progress
	When a value is written to timer A0 register, it is written to only reload register
	(Transferred to counter at next reload time)
Select function	Gate function
	Counting can be started and stopped by the TA0IN pin's input signal
	Pulse output function
	Each time the timer underflows, the TA0out pin's polarity is reversed

b7	b6	b5	b4	b3		2		1	Symbol	Address	When reset	
	Ļ	0		Ļ		-	0	0	TA0MR	039616	0016	
	ł						ł		Bit symbol	Bit name	Function	RW
	÷		ł					Ľ.	TMOD0	Operation mode	b1 b0	00
			1				1		TMOD1	select bit	0 0 : Timer mode	00
									MR0	Pulse output function select bit	0 : Pulse is not output (TA0o∪⊤ pin is a normal port pin) 1 : Pulse is output (Note 1) (TA0o∪⊤ pin is a pulse output pin)	00
									MR1	Gate function select bit	 b4 b3 0 X (Note 2): Gate function not available (TA0IN pin is a normal port pin) 1 0 : Timer counts only when TA0IN pin 	00
									MR2		is held "L" (Note 3) 1 1 : Timer counts only when TA0ικ pin is held "H" (Note 3)	00
	ł	1.							MR3	0 (Must always be fixed to	"0" in timer mode)	00
	ł.				MR1 MR2	Count source select bit	^{b7 b6} 0 0 : f1 0 1 : f8	00				
									TCK1		1 0 : f32 1 1 : fC32	00
									Note 2: The I	oit can be "0" or "1".	ection register to "1" (output mode).	

Figure 41. Timer A0 mode register in timer mode



(2) Event counter mode

In this mode, the timer counts an external signal or an internal timer's overflow. Timer A0 can count a single-phase and a two-phase external signal. Table 14 lists timer specifications when counting a single-phase external signal. Figure 42 shows the timer A0 mode register in event counter mode. Table 15 lists timer specifications when counting a two-phase external signal. Figure 43 shows the timer A0 mode register in event counter mode.

Item	Specification
Count source	• External signals input to TA0IN pin (effective edge can be selected by software)
	 TB1 overflow, TX0 overflow, TX2 overflow
Count operation	Up count or down count can be selected by external signal or software
	• When the timer overflows or underflows, it reloads the reload register con
	tents before continuing counting (Note)
Divide ratio	1/ (FFFF ₁₆ - n + 1) for up count
	1/ (n + 1) for down count n : Set value
Count start condition	Count start flag is set (= 1)
Count stop condition	Count start flag is reset (= 0)
Interrupt request generation timing	The timer overflows or underflows
TA0IN pin function	Programmable I/O port or count source input
TA00UT pin function	Programmable I/O port, pulse output, or up/down count select input
Read from timer	Count value can be read out by reading timer A0 register
Write to timer	When counting stopped
	When a value is written to timer A0 register, it is written to both reload register and counter
	When counting in progress
	When a value is written to timer A0 register, it is written to only reload register
	(Transferred to counter at next reload time)
Select function	Free-run count function
	Even when the timer overflows or underflows, the reload register content is not reloaded to it
	Pulse output function
	Each time the timer overflows or underflows, the TA00UT pin's polarity is reversed

Note: This does not apply when the free-run function is selected.

b7 b6 b5 b4 b3		nbol Address DMR 039616	When reset 0016	
	Bit symbol	Bit name	Function	RW
	 TMOD0 TMOD1	Operation mode select bit	b1 b0 0 1 : Event counter mode	00
	 MR0	Pulse output function select bit	0 : Pulse is not output (TA0o∪⊤ pin is a normal port pin) 1 : Pulse is output (Note 1) (TA0o∪⊤ pin is a pulse output pin)	00
	 MR1	Count polarity select bit (Note 2)	0 : Counts external signal's falling edge 1 : Counts external signal's rising edge	00
	 MR2	Up/down switching cause select bit	0 : Up/down flag's content 1 : TAio∪⊤ pin's input signal (Note 3)	00
	 MR3	0 (Must always be fixed to	'0" in event counter mode)	00
	 TCK0	Count operation type select bit	0 : Reload type 1 : Free-run type	00
<u>.</u>	 TCK1	Two-phase pulse operation select bit (Note 4)	0 : Normal processing operation 1 : Multiply-by-4 processing operation	00
	Note 2: This bi Note 3: Set the Note 4: When pulse s	t is valid when only counting corresponding port direction performing two-phase pulse	n register to "0" (input mode). signal processing, make sure the two-pha elect bit (address 038416) is set to "1" and	

Figure 42. Timer A0 mode register in event counter mode



Table 15. Timer specifications in event counter mode (when processing two-phase pulse signal)

Item	Specification				
Count source	 Two-phase pulse signals input to TA0IN or TA0OUT pin 				
Count operation	Up count or down count can be selected by two-phase pulse signal				
	• When the timer overflows or underflows, the reload register content is				
	reloaded and the timer starts over again (Note)				
Divide ratio	• 1/ (FFFF ₁₆ - n + 1) for up count				
	• 1/ (n + 1) for down count n : Set value				
Count start condition	Count start flag is set (= 1)				
Count stop condition	Count start flag is reset (= 0)				
Interrupt request generation timing	Timer overflows or underflows				
TA0IN pin function	Two-phase pulse input				
TA00UT pin function	Two-phase pulse input				
Read from timer	Count value can be read out by reading timer A0 register				
Write to timer	When counting stopped				
	When a value is written to timer A0 register, it is written to both reload regis				
	ter and counter				
	When counting in progress				
	When a value is written to timer A0 register, it is written to only reload register.				
<u> </u>	ter. (Transferred to counter at next reload time.)				
Select function	Normal processing operation				
	The timer counts up rising edges or counts down falling edges on the TA0IN				
	pin when input signal on the TA0o∪⊤ pin is "H"				
	Up Up Up Down Down				
	count count count count count count				
	Multiply-by-4 processing operation				
	If the phase relationship is such that the TA0IN pin goes "H" when the input				
	signal on the TA0out pin is "H", the timer counts up rising and falling edge				
	on the TA00UT and TA0IN pins. If the phase relationship is such that the				
	TAOIN pin goes "L" when the input signal on the TAOOUT pin is "H", the time				
	counts down rising and falling edges on the TA00UT and TA0IN pins.				
	Count up all edges Count down all edges				
	Count up all edges Count down all edges				
	when the free run function is colocted				

Note: This does not apply when the free-run function is selected.



j7 b6 b5 b4 b3 b2 b1 b0 0 1 0 0 1	Symbol TA0MR	Address 039616	When reset 0016	
		Bit name	Function	RV
	TMOD0 TMOD1	Operation mode select bit	0 1 : Event counter mode	00
	MR0	0 (Must always be "0" when processing)	n using two-phase pulse signal	00
	MR1 0 (Must always be "0" when using two-phase pulse s processing)		using two-phase pulse signal	00
	MR2	1 (Must always be "1" when using two-phase pulse signal processing)		00
	MR3	0 (Must always be "0" when using two-phase pulse signal processing)		00
	TCK0	Count operation type select bit	0 : Reload type 1 : Free-run type	00
	TCK1	Two-phase pulse processing operation select bit (Note)	0 : Normal processing operation 1 : Multiply-by-4 processing operation	00
ī	pulse sig	gnal processing operation se	gnal processing, make sure the two-phas lect bit (address 038416) is set to "1". Als er select bit (addresses 038316) to "00".	

Figure 43. Timer A0 mode register in event counter mode



(3) One-shot timer mode

In this mode, the timer operates only once. (See Table 16.) When a trigger occurs, the timer starts up and continues operating for a given period. Figure 44 shows the timer A0 mode register in one-shot timer mode.

Item	Specification
Count source	f1, f8, f32, fC32
Count operation	The timer counts down
	• When the count reaches 000016, the timer stops counting after reloading a new count
	• If a trigger occurs when counting, the timer reloads a new count and restarts counting
Divide ratio	1/n n : Set value
Count start condition	An external trigger is input
	The timer overflows
	 The one-shot start flag is set (= 1)
Count stop condition	 A new count is reloaded after the count has reached 000016
	 The count start flag is reset (= 0)
Interrupt request generation timing	The count reaches 000016
TA0IN pin function	Programmable I/O port or trigger input
TA00UT pin function	Programmable I/O port or pulse output
Read from timer	When timer A0 register is read, it indicates an indeterminate value
Write to timer	When counting stopped
	When a value is written to timer A0 register, it is written to both reload
	register and counter
	When counting in progress
	When a value is written to timer A0 register, it is written to only reload register
	(Transferred to counter at next reload time)

 Table 16. Timer specifications in one-shot timer mode

b7 b6 b5 b4 b3	b2 b1 b0	Symbol TA0MR	Address 039616	When reset 0016	
		Bit symbol	Bit name	Function	RW
		TMOD0	Operation mode select bit	b1 b0 1 0 : One-shot timer mode	00
	· · · · · ·	TMOD1		1 0 : One-shot timer mode	00
		MR0	Pulse output function select bit	0 : Pulse is not output (TA0o∪⊤ pin is a normal port pin) 1 : Pulse is output (Note 1) (TA0o∪⊤ pin is a pulse output pin)	00
		MR1	External trigger select bit (Note 2)	0 : Falling edge of TA0IN pin's input signal (Note 3) 1 : Rising edge of TA0IN pin's input signal (Note 3)	00
· · · · · · · · · · · · · · · · · · ·		MR2	Trigger select bit	 0 : One-shot start flag is valid 1 : Selected by event/trigger select register 	00
		MR3	0 (Must always be "0" in o	ne-shot timer mode)	00
		TCK0	Count source select bit	^{b7 b6} 0 0 : f1 0 1 : f8	00
L		TCK1		1 0 : f32 1 1 : fC32	00
		Note 2: Valid	l only when the TA0IN pin is esses 038316). If timer over	rection register to "1" (output mode). selected by the event/trigger select bit flow is selected, this bit can be "1" or "0".	

Figure 44. Timer A0 mode register in one-shot timer mode



(4) Pulse width modulation (PWM) mode

In this mode, the timer outputs pulses of a given width in succession. (See Table 17.) In this mode, the counter functions as either a 16-bit pulse width modulator or an 8-bit pulse width modulator. Figure 45 shows the timer A0 mode register in pulse width modulation mode. Figure 46 shows the example of how a 16-bit pulse width modulator operates. Figure 47 shows the example of how an 8-bit pulse width modulator operates.

Table 17. Tim	ner specifications in	pulse width	modulation mode
---------------	-----------------------	-------------	-----------------

lt	Item Specification				
Count source f1, f8, f32, fc32		f1, f8, f32, fC32			
Count operation		• The timer counts down (operating as an 8-bit or a 16-bit pulse width modulator)			
		• The timer reloads a new count at a rising edge of PWM pulse and continues counting			
		• The timer is not affected by a trigger that occurs when counting			
16-bit PWM		High level width n / fi n : Set value			
		• Cycle time (2 ¹⁶ -1) / fi fixed			
8-bit PWM		• High level width n ×(m+1) / fi n : values set to timer A0 register's high-order address			
		• Cycle time (2 ⁸ -1) × (m+1) / fi m : values set to timer A0 register's low-order address			
Count start	condition	External trigger is input			
		The timer overflows			
		• The count start flag is set (= 1)			
Count stop	condition	• The count start flag is reset (= 0)			
Interrupt 8 bits PWM		Set value of "H" level width is except FF16, 0016 : PWM pulse goes "L"			
request		• Set value of "H" level width is FF16, 0016 : Timing that count value goes to 0116			
generation	16 bits PWM	Set value of "H" level width is except FFFF16, 000016 : PWM pulse goes "L"			
timing		• Set value of "H" level width is FFFF16, 000016 : Timing that count value goes to 000116			
TA0IN pin function Programmable I/O port or trigger inp		Programmable I/O port or trigger input			
TA00UT pin function		Pulse output			
Read from timer		When timer A0 register is read, it indicates an indeterminate value			
Write to time	er	• When counting stopped : When a value is written to timer A0 register, it is			
		written to both reload register and counter			
		• When counting in progress : When a value is written to timer A0 register, it is			
		written to only reload register (Transferred to counter at next reload time)			
Note: When set	value of "H" level	width is 0016 or 000016, pulse outputs "L" level and inversion value, FF16 or FFFF16 is set to timer.			



Figure 45. Timer A0 mode register in pulse width modulation mode





Figure 46. Example of how a 16-bit pulse width modulator operates



Figure 47. Example of how an 8-bit pulse width modulator operates



Timer B

Figure 48 shows the block diagram of timer B. Figures 49 and 50 show the timer B-related registers. Use the timer B mode register (i = 0, 1) bits 0 and 1 to choose the desired mode. Timer B has three operation modes listed as follows:

- Timer mode : The timer counts an internal count source.
- Event counter mode : The timer counts pulses from an external source or a timer overflow.
- Pulse period/pulse width measuring mode : The timer measures an external signal's pulse period or pulse width.







Figure 49. Timer B-related registers (1)



Timer Bi register (No	ote)	Symbol TB0 TB1	Address 039116, 039016 020210, 020210	When reset Indeterminate	
(b15) (b8) b7 b0 b7		50 TB1	039316, 039216	Indeterminate	
					_
		Function		Values that can be set	R
	Timer mode Counts the t	e timer's period		000016 to FFFF16	C
	• Event count Counts exte	ter mode rnal pulses input or a timer o	verflow	000016 to FFFF16	С
	 Pulse period Measures a 	d / pulse width measurement pulse period or width	mode		С
I	Note1: Read a	and write data in 16-bit units.			-
Count start flag					
b7 b6 b5 b4 b3 b2 b1 b0	Symbol		Vhen reset		
	TÄBSR	038016 0	000X00002		
					1-
	Bit symbol	Bit name	-	nction	R
	TA0S TX0S	Timer A0 count start flag	0 : Stops cour 1 : Starts cour		C
	TXUS	Timer X0 count start flag		J	
	TX1S TX2S	Timer X1 count start flag Timer X2 count start flag	-		C
	Nothing is as	-			С
	When write, s	set "0". When read, their con	tents are indeter	minate.	-
	TB0S	Timer B0 count start flag	0 : Stops cou	ntina	С
	TB1S	Timer B1 count start flag	1 : Starts counting	C	
	CDCS	Clock devided count start flag			C
l					
Clock prescaler reset	t flag				
b7 b6 b5 b4 b3 b2 b1 b0	Symbol	Address	When reset		
	CPSRF	038116 0	XXXXXXX2		
	Bit symbol	Bit name	Fu	unction	F
	Nothing is as When write.	ssigned. set "0". When read, their cor	tents are indeter	minate	_
	when white,			initiato.	
	CPSR	Clock prescaler reset flag	0 : No effect 1 : Prescaler is	reset	C
				d, the value is "0")	
I		I	1		



(1) Timer mode

In this mode, the timer counts an internally generated count source. (See Table 18.) Figure 51 shows the timer Bi mode register in timer mode.

Item	Specification
Count source	f1, f8, f32, fC32
Count operation	Counts down
	• When the timer underflows, it reloads the reload register contents before
	continuing counting
Divide ratio	1/(n+1) n : Set value
Count start condition	Count start flag is set (= 1)
Count stop condition	Count start flag is reset (= 0)
Interrupt request generation timing	The timer underflows
TBilN pin function	Programmable I/O port
Read from timer	Count value is read out by reading timer Bi register
Write to timer	When counting stopped
	When a value is written to timer Bi register, it is written to both reload register and counter
	When counting in progress
	When a value is written to timer Bi register, it is written to only reload register
	(Transferred to counter at next reload time)

Timer Bi mode registe b7 b6 b5 b4 b3 b2 b1 b0	Symbol	Address =0, 1) 039B16 to 039C16	When reset 00XX00002		
	Bit symbol	Bit name	Function	R	W
	TMOD0	Operation mode select bit	ь b1 b0 0 0 : Timer mode		0
	TMOD1			0	0
	MR0	Invalid in timer mode		0	0
	MR1	1 Can be "0" or "1"			0
	Nothing is as When write,	ssigned. set "0". When read, their co	ntents are indeterminate.	_	·
	MR3	Invalid in timer mode. This bit can neither be set i its content is indeterminate	nor reset. When read in timer mode,	0	×
	TCK0	Count source select bit	^{b7 b6} 0 0 : f1 0 1 : f8	0	0
	TCK1		1 0 : f32 1 1 : fC32		0

Figure 51. Timer Bi mode register in timer mode



(2) Event counter mode

In this mode, the timer counts an external signal or an internal timer's overflow. (See Table 19.) Figure 52 shows the timer Bi mode register in event counter mode.

Item	Specification			
Count source	External signals input to TBin pin			
	• Effective edge of count source can be a rising edge, a falling edge, or falling			
	and rising edges as selected by software			
Count operation	Counts down			
	• When the timer underflows, it reloads the reload register contents before			
	continuing counting			
Divide ratio	1/(n+1) n : Set value			
Count start condition	Count start flag is set (= 1)			
Count stop condition	Count start flag is reset (= 0)			
Interrupt request generation timing	The timer underflows			
TBilN pin function	Count source input			
Read from timer	Count value can be read out by reading timer Bi register			
Write to timer	When counting stopped			
	When a value is written to timer Bi register, it is written to both reload register			
	and counter			
	When counting in progress			
	When a value is written to timer Bi register, it is written to only reload register			
	(Transferred to counter at next reload time)			

	Bit symbol	Bit name	Function	R	W
	TMOD0	Operation mode select bit	b1 b0	0	0
	TMOD1		0 1 : Event counter mode	0	0
	MR0	Count polarity select bit (Note 1)	b3 b2 0 0 : Counts external signal's falling edges	0	0
	MR1		 0 1 : Counts external signal's rising edges 1 0 : Counts external signal's falling and rising edges 1 1 : Inhibited 	0	0
	Nothing is ass When write, s	signed. set "0". When read, their con	tents are indeterminate.	-	- - - -
	MR3	Invalid in event counter mo This bit can neither be set r counter mode, its content is	nor reset. When read in event	0	×
	ТСК0	Invalid in event counter mo Can be "0" or "1".	ide.	0	0
<u>.</u>	TCK1	Event clock select	0 : Input from TBiın pin (Note 2) 1 : TBj overflow (j = 1 when i = 0, j = 0 when i = 1)	0	0

Figure 52. Timer Bi mode register in event counter mode



(3) Pulse period/pulse width measurement mode

In this mode, the timer measures the pulse period or pulse width of an external signal. (See Table 20.) Figure 53 shows the timer Bi mode register in pulse period/pulse width measurement mode. Figure 54 shows the operation timing when measuring a pulse period. Figure 55 shows the operation timing when measuring a pulse period.

Item	Specification		
Count source	f1, f8, f32, fc32		
Count operation	• Up count		
	Counter value "000016" is transferred to reload register at measurement		
	pulse's effective edge and the timer continues counting		
Count start condition	Count start flag is set (= 1)		
Count stop condition	Count start flag is reset (= 0)		
Interrupt request generation timing	When measurement pulse's effective edge is input (Note 1)		
	• When an overflow occurs. (Simultaneously, the timer Bi overflow flag		
	changes to "1". The timer Bi overflow flag changes to "0" when the count		
	start flag is "1" and a value is written to the timer Bi mode register.)		
TBilN pin function	Measurement pulse input		
Read from timer	When timer Bi register is read, it indicates the reload register's content		
	(measurement result) (Note 2)		
Write to timer	Cannot be written to		

Table 20	. Timer specifications in pulse period/pulse width measurement mode
----------	---

Note 1: An interrupt request is not generated when the first effective edge is input after the timer has started counting. Note 2: The value read out from the timer Bi register is indeterminate until the second effective edge is input after the timer.

b6 b5 b4 b3 b2 b1 b0	Symbol TBiMR(
	Bit symbol	Bit name	Function	R	V
	TMOD0	Operation mode	1 0 : Pulse period / pulse width	0	C
	TMOD1	select bit	measurement mode	0	C
	MR0	Measurement mode select bit	 ^{b3 b2} 0 0 : Pulse period measurement (Interval between measurement pulse's falling edge to falling edge) 0 1 : Pulse period measurement (Interval between measurement pulse's rising edge to rising edge) 		С
· 1	MR1		 Pulse width measurement (Interval between measurement pulse's falling edge to rising edge, and between rising edge to falling edge) Inhibited 	0	C
	Nothing is as When write,		eir contents are indeterminate.	_	
	MR3	Timer Bi overflow flag (Note)	0 : Timer did not overflow 1 : Timer has overflowed	0	×
	TCK0	Count source select bit	b7 b6 0 0 : f1 0 1 : f8	0	С
	TCK1		1 0 : f32 1 1 : fC32	0	С

Figure 53. Timer Bi mode register in pulse period/pulse width measurement mode



When measur	ing measurement pulse time interval from falling edge to falling edge
Count source	
Measurement pulse	"H" "L" Transfer (indeterminate value) (measured value)
Reload register ← cou transfer timing	Inter (Note 1)(Note 2)
Timing at which counter reaches "000016"	er
Count start flag	"1" "0"
Timer Bi interrupt request bit	"1"
Timer Bi overflow flag	Cleared to "0" when interrupt request is accepted, or cleared by software. "1" "0"
	er is initialized at completion of measurement. has overflowed.

Figure 54. Operation timing when measuring a pulse period



Figure 55. Operation timing when measuring a pulse width



Timer X

Figure 56 shows the block diagram of timer X. Figures 57 to 59 show the timer X-related registers. Use the timer Xi mode register bits 0 and 1 to choose the desired mode.

Timer X has the five operation modes listed as follows:

- Timer mode
- : The timer counts an internal count source.
- Event counter mode : The timer counts pulses from an external source or a timer overflow.
- One-shot timer mode : The timer stops counting when the count reaches "000016".
- Pulse period/pulse width measuring mode : The timer measures an external signal's pulse period or pulse width.
- Pulse width modulation (PWM) mode
- : The timer outputs pulses of a given width.



Figure 56. Block diagram of timer X



Figure 57. Timer X-related registers (1)













(1) Timer mode

In this mode, the timer counts an internally generated count source. (See Table 21.) Figure 60 shows the timer Xi mode register in timer mode.

Table 21.	Specifications	of	timer	mode
-----------	----------------	----	-------	------

Item	Specification			
Count source	f1, f8, f32, fc32			
Count operation	Down count			
	• When the timer underflows, it reloads the reload register contents before continuing counting			
Divide ratio	1/(n+1) n : Set value			
Count start condition	Count start flag is set (= 1)			
Count stop condition	Count start flag is reset (= 0)			
Interrupt request generation timing	When the timer underflows			
TXIINOUT pin function	Programmable I/O port, gate input or pulse output			
Read from timer	Count value can be read out by reading timer Xi register			
Write to timer	When counting stopped			
	When a value is written to timer Xi register, it is written to both reload register and counter			
	When counting in progress			
	When a value is written to timer Xi register, it is written to only reload register			
	(Transferred to counter at next reload time)			
Select function	Gate function			
	Counting can be started and stopped by the TXINOUT pin's input signal			
	Pulse output function			
	Each time the timer underflows, the TXINOUT pin's polarity is reversed			

b7 b6 b5 b4 b	b3 b2 b1 b0	Symbol TXiMR(i	Address = 0 to 2) 039716 to 039916	When reset 0016	
		Bit symbol	Bit name	Function	RW
		TMOD0	Operation mode	b1 b0 0 0 : Timer mode	00
		TMOD1	select bit		0¦0
		MR0	Pulse output function select bit	0 : Pulse is not output (TXiINOUT pin is a normal port pin) 1 : Pulse is output (Note 1) (TXIINOUT pin is a pulse output pin)	00
· · · · · · · · · · · · · · · · · · ·	MR1	Gate function select bit	 b4 b3 0 X (Note 2): Gate function not available (TXIINOUT pin is a normal port pin) 1 0 : Timer counts only when TXIINOUT 	00	
	MR2		pin is held "L" (Note 3) 1 1 : Timer counts only when TXiINOUT pin is held "H" (Note 3)	00	
		MR3	0 (Must always be fixed to	"0" in timer mode)	00
		TCK0	Count source select bit	b7 b6 0 0 : f1 0 1 : f8	00
<u> </u>		TCK1		1 0 : f32 1 1 : fC32	00
	ı	cannot Note 2: The bit Note 3: Set the	be selected when pulse out can be "0" or "1".	' n register to "0" (input mode). Pulse output	

Figure 60. Timer Xi mode register in timer mode



(2) Event counter mode

In this mode, the timer counts an external signal or an internal timer's overflow. (See Table 22.) Figure 61 shows the timer Xi mode register in event counter mode.

Item	Specification
Count source	• External signals input to TXIINOUT pin (effective edge can be selected by software)
	 TB1 overflow, TA0 overflow, TXi overflow
Count operation	Down count
	When the timer underflows, it reloads the reload register contents before
	continuing counting (Note)
Divide ratio	1/ (n + 1) n : Set value
Count start condition	Count start flag is set (= 1)
Count stop condition	Count start flag is reset (= 0)
Interrupt request generation timing	The timer underflows
TXINOUT pin function	Programmable I/O port, count source input or pulse output
Read from timer	Count value can be read out by reading timer Xi register
Write to timer	When counting stopped
	When a value is written to timer Xi register, it is written to both reload register and counter
	 When counting in progress
	When a value is written to timer Xi register, it is written to only reload register
	(Transferred to counter at next reload time)
Select function	Free-run count function
	Even when the timer underflows, the reload register content is not reloaded to it
	Pulse output function
	Each time the timer underflows, the TXIINOUT pin's polarity is reversed

Note: This does not apply when the free-run function is selected.

b7 b6 b5 b4 b3 b2 b1 b0 0 0 1		mbol Address iMR(i = 0 to 2) 039716 to 039		
	Bit symbol	Bit name	Function	RW
	TMOD0	Operation mode select bit	b1 b0	00
	TMOD1		0 1 : Event counter mode (Note 1)	00
· · · · · · · · · · · · · · · · · · ·	MR0	Pulse output function select bit	0 : Pulse is not output (TXiiNO∪T pin is a normal port pin) 1 : Pulse is output (Note 2) (TXiiNO∪T pin is a pulse output pin)	00
	MR1	Count polarity select bit (Note 3)	0 : Counts external signal's falling edge 1 : Counts external signal's rising edge	00
	MR2	Invalid in event counter more Can be "0" or "1".	de.	00
	MR3	0 (Must always be fixed to	"0" in event counter mode)	00
· · · · · · · · · · · · · · · · · · ·	TCK0	Count operation type select bit	0 : Reload type 1 : Free-run type	00
L	TCK1	Invalid in event counter mod Can be "0" or "1".	de.	00
			ect bit(address 038316) in event counter n to "1" (output mode). TXiINOUT pin input is	





(3) One-shot timer mode

In this mode, the timer operates only once. (See Table 23.) When a trigger occurs, the timer starts up and continues operating for a given period. Figure 62 shows the timer Xi mode register in one-shot timer mode.

Table 23. Timer specifications in one-shot timer mode

Item	Specification	
Count source	f1, f8, f32, fC32	
Count operation	The timer counts down	
	• When the count reaches 000016, the timer stops counting after reloading a new count	
	• If a trigger occurs when counting, the timer reloads a new count and restarts counting	
Divide ratio	1/n n : Set value	
Count start condition	An external trigger is input	
	The timer overflows	
	• The one-shot start flag is set (= 1)	
Count stop condition	A new count is reloaded after the count has reached 000016	
	• The count start flag is reset (= 0)	
Interrupt request generation timing	The count reaches 000016	
TXINOUT pin function	Programmable I/O port, trigger input or pulse output	
Read from timer	When timer Xi register is read, it indicates an indeterminate value	
Write to timer	When counting stopped	
	When a value is written to timer Xi register, it is written to both reload	
	register and counter	
	When counting in progress	
	When a value is written to timer Xi register, it is written to only reload register	
	(Transferred to counter at next reload time)	

07 b6 b5	b4 b3 b2 b1 b0	Symbol TXiMR(i	Address = 0 to 2) 039716 to 0399	When reset 16 0016	
		Bit symbol	Bit name	Function	RW
		TMOD0	Operation mode	1 0 : One-shot timer mode or pulse period /	00
		TMOD1	select bit	pulse width measurement mode	00
		MR0	Pulse output function select bit	0 : Pulse is not output (TXiiNOO∪T pin is a normal port pin) 1 : Pulse is output (Note 1) (TXiiNOO∪T pin is a pulse output pin)	00
		MR1	External trigger select bit (Note 2)	0 : Falling edge of TXiINOOUT pin's input signal (Note 3) 1 : Rising edge of TXiINOOUT pin's input signal (Note 3)	00
		MR2	Trigger select bit	0 : One-shot start flag is valid 1 : Selected by event/trigger select register (Note 4)	00
		MR3	0 (Must always be "0" in	one-shot timer mode)	00
		TCK0	Count source select bit	b7 b6 0 0 : f1	00
		TCK1		0 1 : f8 1 0 : f32 1 1 : fC32	00
	as Note 2: Va tim Note 3: Se Note 4: Pu	count start con lid only when the ner overflow is t the correspon	ndition when pulse output he TXIINOUT pin is selecte selected, this bit can be " nding port direction registe tion cannot be selected w	d by the event/trigger select bit (addresses 038316). " or "0".	lf

Figure 62. Timer Xi mode register in one-shot timer mode



(4) Pulse period/pulse width measurement mode

In this mode, the timer measures the pulse period or pulse width of an external signal. (See Table 24.) Figure 63 shows the timer Xi mode register in pulse period/pulse width measurement mode. Figure 64 shows the operation timing when measuring a pulse period. Figure 65 shows the operation timing when measuring a pulse period.

Item	Specification
Count source	f1, f8, f32, fc32
Count operation	Up count
	Counter value "000016" is transferred to reload register at measurement
	pulse's effective edge and the timer continues counting
Count start condition	Count start flag is set (= 1)
Count stop condition	Count start flag is reset (= 0)
Interrupt request generation timing	When measurement pulse's effective edge is input (Note 1)
	When an overflow occurs. (Simultaneously, the timer Xi overflow flag
	changes to "1". The timer Xi overflow flag changes to "0" when the count
	start flag is "1" and a value is written to the timer Xi mode register.)
TXIINOUT pin function	Measurement pulse input
Read from timer	When timer Xi register is read, it indicates the reload register's content
	(measurement result) (Note 2)
Write to timer	Cannot be written to

Table 24	. Timer specifications in	pulse period/pulse	width measurement mode
----------	---------------------------	--------------------	------------------------

Note 1: An interrupt request is not generated when the first effective edge is input after the timer has started counting. Note 2: The value read out from the timer Xi register is indeterminate until the second effective edge is input after the timer.



Figure 63. Timer Xi mode register in pulse period/pulse width measurement mode



Count source	\Box		JUU			JUUL
Measurement pulse	"H" "L"			nsfer eterminate value	Transfer (measured value)	le)
Reload register ← cour transfer timing	nter		(N	ote 1)	(Note 1)	, ★ (Note 2)
Fiming at which counte reaches "000016"	r		<u>_</u>			
Count start flag	"1"					
Timer Xi interrupt equest bit	"1" "0" ————					
⁻imer Xi overflow flag	"1" "0" ————	Clea	red to "0" wher	n interrupt requ	lest is accepted, or c	leared by softwa

Figure 64. Operation timing when measuring a pulse period



Figure 65. Operation timing when measuring a pulse width


Timer X

(5) Pulse width modulation (PWM) mode

In this mode, the timer outputs pulses of a given width in succession. (See Table 25.) In this mode, the counter functions as either a 16-bit pulse width modulator or an 8-bit pulse width modulator. Figure 66 shows the timer Xi mode register in pulse width modulation mode. Figure 67 shows the example of how a 16-bit pulse width modulator operates. Figure 68 shows the example of how an 8-bit pulse width modulator operates.

Table 25.	Timer	specifica	tions in	pulse	width	modulation	mode

)			
• The timer reloads a new count at a rising edge of PWM pulse and continues counting			
The timer is not affected by a trigger that occurs when counting			
"H" level width n / fi n : Set value			
Cycle time (2 ¹⁶ -1) / fi fixed			
ddress			
ddress			
The timer overflows			
• The count start flag is set (= 1)			
"			
0 0116			
bes "L"			
000116			
When counting stopped			
When a value is written to timer Xi register, it is written to both reload register and counter			
When counting in progress			
egister			

Note: When set value of "H" level width is 0016 or 000016, pulse outputs "L" level and inversion value, FF16 or FFFF16 is set to timer.



Figure 66. Timer Xi mode register in pulse width modulation mode



Timer X



Figure 67. Example of how a 16-bit pulse width modulator operates





Serial I/O

Serial I/O is configured as two channels: UART0 and UART1.

UART0 and UART1 each have an exclusive timer to generate a transfer clock, so they operate independently of each other.

Figure 69 shows the block diagram of UART0 and UART1. Figures 70 shows the block diagram of the transmit/receive unit.

UART0 has two operation modes: a clock synchronous serial I/O mode and a clock asynchronous serial I/ O mode (UART mode). The contents of the serial I/O mode select bits (bits 0 to 2 at addresses 03A016 and 03A816) determine whether UART0 is used as a clock synchronous serial I/O or as a UART.

UART1 is used as a UART only.

Figures 71 through 73 show the registers related to UARTi.







Figure 70. Block diagram of transmit/receive unit









b7 b6 b5 b4 b3 b2 b1 b0	UiN	/IR(i=0,1) 03A016, 03			
	Bit symbol	Bit name	Function (During clock synchronous serial I/O mode)	Function (During UART mode)	R
	SMD0	Serial I/O mode select bit	Must be fixed to 001	^{b2 b1 b0} 1 0 0 : Transfer data 7 bits long	0
	SMD1	(Note 1)	^{b2 b1 b0} 0 0 0 : Serial I/O invalid 0 1 0 : Inhibited 0 1 0 invalid	1 0 1 : Transfer data 8 bits long 1 1 0 : Transfer data 9 bits long 1 1 0 : Serial I/O invalid	0
	SMD2		0 1 1 : Inhibited	0 1 0 : Inhibited 0 1 1 : Inhibited	0
	CKDIR	Internal/external clock select bit (Note 2)	0 : Internal clock 1 : External clock	0 : Internal clock 1 : External clock	0
	STPS	Stop bit length select bit	Invalid	0 : One stop bit 1 : Two stop bits	0
	PRY	Odd/even parity select bit	Invalid	Valid when bit 6 = "1" 0 : Odd parity 1 : Even parity	0
	PRYE	Parity enable bit	Invalid	0 : Parity disabled 1 : Parity enabled	0
	SLEP	Sleep select bit	Must always be "0"	0 : Sleep mode deselected 1 : Sleep mode selected	0
UARTi transmit/recei] (i	Symbol Addres CO(i=0,1) 03A416, 03	BAC16 0816 Function (Note)	Function	
b7 b6 b5 b4 b3 b2 b1 b0	ן נ	Symbol Addres	ss When reset		
b7 b6 b5 b4 b3 b2 b1 b0	ן נ	Symbol Addres	ss When reset 3AC16 0816 Function (Note) (During clock synchronous	Function (During UART mode)	R
b7 b6 b5 b4 b3 b2 b1 b0] Si Ui	Symbol Addre: C0(i=0,1) 03A416, 03 Bit name BRG count source	ss When reset 3AC16 0816 Function (Note)		R
b7 b6 b5 b4 b3 b2 b1 b0	Bit symbol	Symbol Addre: C0(i=0,1) 03A416, 00 Bit name	SS When reset 3AC16 0816 Function (Note) (During clock synchronous serial I/O mode) ^{b1b0} 0 0 : f1 is selected 0 1 : f6 is selected 1 0 : f32 is selected	(During UART mode) ^{b1 b0} 0 0 : f1 is selected 0 1 : f8 is selected 1 0 : f32 is selected	
b7 b6 b5 b4 b3 b2 b1 b0	Bit symbol CLK0 CLK1	Symbol Addre: C0(i=0,1) 03A416, 03 Bit name BRG count source	SS When reset 3AC16 0816 Function (Note) (During clock synchronous serial I/O mode) ^{b1 b0} 0 0 : f1 is selected 0 1 : f8 is selected	(During UART mode) ^{b1 b0} 0 0 : f1 is selected 0 1 : f8 is selected	0
b7 b6 b5 b4 b3 b2 b1 b0	Bit symbol CLK0 CLK1	Symbol Addre: C0(i=0,1) 03A416, 03 Bit name BRG count source select bit	SS When reset 3AC16 0816 Function (Note) (During clock synchronous serial I/O mode) ^{b1b0} 0 0 : f1 is selected 0 1 : f6 is selected 1 0 : f32 is selected	(During UART mode) ^{b1 b0} 0 0 : f1 is selected 0 1 : f8 is selected 1 0 : f32 is selected	0
b7 b6 b5 b4 b3 b2 b1 b0	Bit symbol CLK0 CLK1 Set this TXEPT	Symbol Addres C0(i=0,1) 03A416, 03 Bit name BRG count source select bit bit to "0".	 When reset 3AC16 0816 Function (Note) (During clock synchronous serial I/O mode) b1 b0 0 0 : f1 is selected 0 1 : f3 is selected 1 0 : f32 is selected 1 1 : fc is selected 1 : fc is selected 0 : Data present in transmit register (during transmission) 1 No data present in transmit register (transmission) 	(During UART mode) ^{b1 b0} 0 0 : f1 is selected 0 1 : f3 is selected 1 0 : f32 is selected 1 1 : fc is selected 0 : Data present in transmit register (during transmission) 1 : No data present in transmit	0
b7 b6 b5 b4 b3 b2 b1 b0	Bit symbol CLK0 CLK1 Set this TXEPT	Symbol Addres C0(i=0,1) 03A416, 03 Bit name BRG count source select bit bit to "0".	 When reset 3AC16 0816 Function (Note) (During clock synchronous serial I/O mode) b1 b0 0 0 : f1 is selected 0 1 : f3 is selected 1 0 : f32 is selected 1 1 : fc is selected 1 : fc is selected 0 : Data present in transmit register (during transmission) 1 No data present in transmit register (transmission) 	(During UART mode) ^{b1 b0} 0 0 : f1 is selected 0 1 : f3 is selected 1 0 : f32 is selected 1 1 : fc is selected 0 : Data present in transmit register (during transmission) 1 : No data present in transmit	
b7 b6 b5 b4 b3 b2 b1 b0	Bit symbol CLK0 CLK1 Set this TXEPT Set this	Symbol Addres C0(i=0,1) 03A416, 03 Bit name BRG count source select bit bit to "0". Transmit register empty flag bit to "0".	SS When reset 3AC16 0816 Function (Note) (During clock synchronous serial I/O mode) b1 b0 0 0: f1 is selected 0 0 : f1 is selected 1 0: f32 is selected 1 0: f32 is selected 1 1: fc is selected 0 : Data present in transmit register (during transmission) 1: No data present in transmit register (transmission completed) 0 : TXDi pin is CMOS output 1: TXDi pin is N-channel	(During UART mode) ^{b1 b0} 0 0 : f1 is selected 0 1 : fa is selected 1 0 : f32 is selected 1 1 : fc is selected 0 : Data present in transmit register (during transmission) 1 : No data present in transmit register (transmission completed) 0: TXDi pin is CMOS output 1: TXDi pin is N-channel	
b7 b6 b5 b4 b3 b2 b1 b0	Bit symbol CLK0 CLK1 Set this TXEPT Set this NCH	Symbol Addres C0(i=0,1) 03A416, 03 Bit name BRG count source select bit bit to "0". Transmit register empty flag bit to "0".	 When reset 3AC16 0816 Function (Note) (During clock synchronous serial I/O mode) b1 b0 0 0 : f1 is selected 0 1 : f3 is selected 1 0 : f32 is selected 1 1 : fc is selected 1 : fd is selected 0 : TXDi pin is CMOS output 1 : TXDi pin is CMOS output 1 : TXDi pin is N-channel open-drain output 0 : Transmit data is output at falling edge of transfer clock and receive data is input at rising edge 1 : Transmit data is output at rising edge of transfer clock and receive data is input at 	(During UART mode) ^{b1 b0} 0 0 : f1 is selected 0 1 : f3 is selected 1 0 : f32 is selected 1 1 : fc is selected 0 : Data present in transmit register (during transmission) 1 : No data present in transmit register (transmission completed) 0: TXDi pin is CMOS output 1: TXDi pin is N-channel open-drain output	







Clock synchronous serial I/O mode

(1) Clock synchronous serial I/O mode

The clock synchronous serial I/O mode uses a transfer clock to transmit and receive data. (See Tables 26.) Figure 65 shows the UART0 transmit/receive mode register.

Table 26.	6. Specifications of clock synchronous	s serial I/O mode
-----------	--	-------------------

Item	Specification
Transfer data format	Transfer data length: 8 bits
Transfer clock	• When internal clock is selected (bit 3 at address 03A016 = "0") : fi/ 2(n+1) (Note 1)
	fi = f1, f8, f32, fC
	• When external clock is selected (bit 3 at address 03A016 = "1") : Input from CLK0 pin
Transmission start	• To start transmission, the following requirements must be met:
condition	- Transmit enable bit (bit 0 at address 03A516) = "1"
	 Transmit buffer empty flag (bit 1 at addresses 03A516) = "0"
	• Furthermore, if external clock is selected, the following requirements must also be met:
	- CLK0 polarity select bit (bit 6 at address 03A416) = "0": CLK0 input level = "H"
	- CLK0 polarity select bit (bit 6 at address 03A416) = "1": CLK0 input level = "L"
Reception start	• To start reception, the following requirements must be met:
conditio	– Receive enable bit (bit 2 at address 03A516) = "1"
	- Transmit enable bit (bit 0 at address 03A516) = "1"
	 Transmit buffer empty flag (bit 1 at address 03A516) = "0"
	• Furthermore, if external clock is selected, the following requirements must also be met:
	- CLK0 polarity select bit (bit 6 at address 03A416) = "0": CLK0 input level = "H"
	- CLK0 polarity select bit (bit 6 at address 03A416) = "1": CLK0 input level = "L"
Interrupt request	When transmitting
generation timing	 Transmit interrupt cause select bit (bit 0 at address 03B016) = "0": Interrupts re- quested when data transfer from UART0 transfer buffer register to UART0 transmit register is completed
	- Transmit interrupt cause select bit (bit 0 at address 03B016) = "1": Interrupts re-
	quested when data transmission from UART0 transfer register is completed
	When receiving
	 Interrupts requested when data transfer from UART0 receive register to UART0 receive buffer register is completed
Error detection	Overrun error (Note 2)
	This error occurs when the next data is ready before contents of UART0 receive buffer register are read out
Select function	CLK polarity selection
	Whether transmit data is output/input at the rising edge or falling edge of the trans- fer clock can be selected
	LSB first/MSB first selection
	Whether transmission/reception begins with bit 0 or bit 7 can be selected
	Continuous receive mode selection
	Reception is enabled simultaneously by a read from the receive buffer register
	Transfer clock output from multiple pins selection
	UART0 transfer clock can be chosen by software to be output from one of the two pins set

Note 1: "n" denotes the value 0016 to FF16 that is set to the UART bit rate generator.

Note 2: If an overrun error occurs, the UART0 receive buffer will have the next data written in. Note also that the UART0 receive interrupt request bit is not set to "1".





Figure 74. UART0 transmit/receive mode register in clock synchronous serial I/O mode

Table 27 lists the functions of the input/output pins during clock synchronous serial I/O mode. Note that for a period from when the UART0 operation mode is selected to when transfer starts, the TxD0 pin outputs a "H". (If the N-channel open-drain is selected, this pin is in floating state.)

Table 27. Input/output pin functions in clock synchronous serial I/O m	ode
--	-----

Pin name	Function	Method of selection
TxD0 (P50)	Serial data output	Port P50 direction register (bit 0 at address 03EB16)= "1" (Outputs dummy data when performing reception only)
RxD0 (P51)	Serial data input	Port P51 direction register (bit 1 at address 03EB16)= "0" (Can be used as an input port when performing transmission only)
CLK0	Transfer clock output	Internal/external clock select bit (bit 3 at address 03A016) = "0"
(P52)	Transfer clock input	Internal/external clock select bit (bit 3 at address 03A016) = "1" Port P52 direction register (bit 2 at address 03EB16) = "0"



Clock synchronous serial I/O mode





(a) Polarity select function

As shown in Figure 76, the CLK polarity select bit (bit 6 at addresses 03A416) allows selection of the polarity of the transfer clock.

• When CLK polarity select bit = "0"
сько
TXD0 D0 D1 D2 D3 D4 D5 D6 D7 Note 1: The CLK0 pin level when not transferring data is "H".
$RXD0 \longrightarrow D1 \times D2 \times D3 \times D4 \times D5 \times D6 \times D7$
• When CLK polarity select bit = "1"
СLКО
TxD0 D0 D1 D2 D3 D4 D5 D6 D7 Note 2: The CLK0 pin level when not transferring data is "L".
$RXD_{0} \underbrace{\begin{array}{c} \\ \hline \\ D_{0} \\ \hline \\ D_{1} \\ \hline \\ D_{2} \\ \hline \\ D_{3} \\ \hline \\ D_{3} \\ \hline \\ D_{4} \\ \hline \\ D_{5} \\ \hline \\ D_{6} \\ \hline \\ D_{7} \\ \hline \\ \hline \\ D_{7} \\ \hline \\ \hline \\ \hline \\ D_{7} \\ \hline \\ $

Figure 76. Polarity of transfer clock

(b) LSB first/MSB first select function

As shown in Figure 77, when the transfer format select bit (bit 7 at addresses 03A416) = "0", the transfer format is "LSB first"; when the bit = "1", the transfer format is "MSB first".

CLK0		
TXD0	<u>D0 X D1 X D2 X D3 X D4 X D5 X D6 X D7</u> → LSB first	
RXD0	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
When t	ransfer format select bit = "1"	
CLK0		
TXD0	$1 \times D7 \times D6 \times D5 \times D4 \times D3 \times D2 \times D1 \times D0$ \rightarrow MSB first	
RXD0	$ \begin{array}{c} \hline \\ \hline $	



(c) Transfer clock output from multiple pins function

This function allows the setting two transfer clock output pins and choosing one of the two to output a clock by using the CLK and CLKS select bit (bits 4 and 5 at address 03B016). (See Figure 78.) The multiple pins function is valid only when the internal clock is selected for UART0.



Figure 78. The transfer clock output from the multiple pins function usage

(d) Continuous receive mode

If the continuous receive mode enable bit (bits 2 and 3 at address 03B016) is set to "1", the unit is placed in continuous receive mode. In this mode, when the receive buffer register is read out, the unit simultaneously goes to a receive enable state without having to set dummy data to the transmit buffer register back again.



(2) Clock asynchronous serial I/O (UART) mode

The UART mode allows transmitting and receiving data after setting the desired transfer rate and transfer data format. (See Tables 28.) Figure 79 shows the UARTi transmit/receive mode register.

Item	Specification
Transfer data format	Character bit (transfer data): 7 bits, 8 bits, or 9 bits as selected
	Start bit: 1 bit
	Parity bit: Odd, even, or nothing as selected
	Stop bit: 1 bit or 2 bits as selected
Transfer clock	• When internal clock is selected (bit 3 at addresses 03A016, 03A816 = "0") :
	fi/16(n+1) (Note 1) fi = f1, f8, f32, fC
	• When external clock is selected (bit 3 at addresses 03A016="1") :
	fEXT/16(n+1) (Note 1) (Note 2)
Transmission start	• To start transmission, the following requirements must be met:
condition	- Transmit enable bit (bit 0 at addresses 03A516, 03AD16) = "1"
	- Transmit buffer empty flag (bit 1 at addresses 03A516, 03AD16) = "0"
Reception start condi-	• To start reception, the following requirements must be met:
tion	- Receive enable bit (bit 2 at addresses 03A516, 03AD16) = "1"
	- Start bit detection
Interrupt request gen-	When transmitting
eration timing	- Transmit interrupt cause select bits (bits 0,1 at address 03B016) = "0":
	Interrupts requested when data transfer from UARTi transfer buffer register
	to UARTi transmit register is completed
	- Transmit interrupt cause select bits (bits 0, 1 at address 03B016) = "1":
	Interrupts requested when data transmission from UARTi transfer register is completed
	When receiving
	- Interrupts requested when data transfer from UARTi receive register to
	UARTi receive buffer register is completed
Error detection	Overrun error (Note 3)
	This error occurs when the next data is ready before contents of UARTi
	receive buffer register are read out
	• Framing error
	This error occurs when the number of stop bits set is not detected
	Parity error
	This error occurs when if parity is enabled, the number of 1's in parity and
	character bits does not match the number of 1's set
	• Error sum flag
	This flag is set (= 1) when any of the overrun, framing, and parity errors is
O ale at for a the a	encountered
Select function	Sleep mode selection This mode is used to transfer data to and form one of multiple class minute
	This mode is used to transfer data to and from one of multiple slave micro-
	computers

Table 28. Specifications of UART Mode

Note 1: 'n' denotes the value 0016 to FF16 that is set to the UART bit rate generator.

Note 2: fEXT is input from the CLK0 pin. Since UART1 does not have this pin, cannot select external clock. Note 3: If an overrun error occurs, the UARTi receive buffer will have the next data written in. Note also that the UARTi receive interrupt request bit is not set to "1".



b7 b6 b5 b4 b3 b2 b1 b0	Symbol UiMR(i=0		When reset 0016	
	Bit symbol	Bit name	Function	R
	SMD0	Serial I/O mode select bit	b2 b1 b0	0
	SMD1		1 0 0 : Transfer data 7 bits long 1 0 1 : Transfer data 8 bits long	0
	SMD2		1 1 0 : Transfer data 9 bits long	0
	CKDIR	Internal / external clock select bit (Note)	0 : Internal clock 1 : External clock	0
	STPS	Stop bit length select bit	0 : One stop bit 1 : Two stop bits	0
	PRY	Odd / even parity select bit	Valid when bit 6 = "1" 0 : Odd parity 1 : Even parity	0
	PRYE	Parity enable bit	0 : Parity disabled 1 : Parity enabled	0
L	SLEP	Sleep select bit	0 : Sleep mode deselected 1 : Sleep mode selected	0



Table 29 lists the functions of the input/output pins during UART mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs a "H". (If the Nchannel open-drain is selected, this pin is in floating state.)

Pin name	Function	Method of selection
TxDi (P50, P40)	Serial data output	Port P51 and P42 direction register (bit 0 at address 03EB16, bit 0 at address 03EA16)= "1" (Can be used as an input port when performing reception only)
RxDi (P51, P42)	Serial data input	Port P51 and P42 direction register (bit 1 at address 03EB16, bit 2 at address 03EA16)= "0" (Can be used as an input port when performing transmission only)
CLK0	Programmable I/O port	Internal/external clock select bit (bit 3 at address 03A016) = "0"
(P52)	Transfer clock input	Internal/external clock select bit (bit 3 at address 03A016) = "1"

Table 29.	Input/output	pin functions	in UART mode
	mpadoatpat		





Figure 80. Typical transmit timings in UART mode





Figure 81. Typical receive timing in UART mode

(a) Sleep mode

This mode is used to transfer data between specific microcomputers among multiple microcomputers connected using UARTi. The sleep mode is selected when the sleep select bit (bit 7 at addresses 03A016, 03A816) is set to "1" during reception. In this mode, the unit performs receive operation when the MSB of the received data = "1" and does not perform receive operation when the MSB = "0".



A-D Converter

The A-D converter consists of one 10-bit successive approximation A-D converter circuit with a capacitive coupling amplifier. Pins P60 to P67, and P50 to P54 also function as the analog signal input pins. The direction registers of these pins for A-D conversion must therefore be set to input. The Vref connect bit (bit 5 at address 03D716) can be used to isolate the resistance ladder of the A-D converter from the reference voltage input pin (VREF) when the A-D converter is not used. Doing so stops any current flowing into the resistance ladder from VREF, reducing the power dissipation. When using the A-D converter, start A-D conversion only after setting bit 5 of 03D716 to connect VREF.

The result of A-D conversion is stored in the A-D registers of the selected pins. When set to 10-bit precision, the low 8 bits are stored in the even addresses and the high 2 bits in the odd addresses. When set to 8-bit precision, the low 8 bits are stored in the even addresses.

Table 30 shows the performance of the A-D converter. Figure 82 shows the block diagram of the A-D converter, and Figures 83 and 84 show the A-D converter-related registers.

Item	Performance		
Method of A-D conversion	Successive approximation (capacitive coupling amplifier)		
Analog input voltage (Note 1)	0V to AVcc (Vcc)		
Operating clock ϕ AD (Note 2)	VCC = 5V fAD, divide-by-2 of fAD, divide-by-4 of fAD, fAD=f(XIN)		
	VCC = 3V divide-by-2 of fAD, divide-by-4 of fAD, fAD=f(XIN)		
Resolution	8-bit or 10-bit (selectable)		
Absolute precision	Vcc = 5V • Without sample and hold function		
	±3LSB		
	 With sample and hold function (8-bit resolution) 		
	±2LSB		
	 With sample and hold function (10-bit resolution) 		
	±3LSB		
	Vcc = 3V • Without sample and hold function (8-bit resolution)		
	±2LSB		
Operating modes	One-shot mode, repeat mode, single sweep mode, repeat sweep mode 0,		
	and repeat sweep mode 1		
Analog input pins	8 pins (ANo to AN7) + 5 pins (AN50 to AN54)		
A-D conversion start condition	Software trigger		
	A-D conversion starts when the A-D conversion start flag changes to "1"		
Conversion speed per pin			
	8-bit resolution: 49 ¢AD cycles, 10-bit resolution: 59 ¢AD cycles		
	With sample and hold function		
	8-bit resolution: 28 ¢AD cycles, 10-bit resolution: 33 ¢AD cycles		

Table 30. Performance of A-D converter

Note 1: Does not depend on use of sample and hold function.

Note 2: Without sample and hold function, set the ϕ AD frequency to 250kHz min.

With the sample and hold function, set the ϕ AD frequency to 1MHz min.

Tentative Specifications REV.B Specifications in this manual are tentative and subject to change.

ریمینی I enta Sp A-D Converter







Figure 83. A-D converter-related registers (1)



RW

00

00

A-D control register 2 (Note) b5 b4 b3 b2 b1 b0 Symbol Address When reset ADCON2 03D416 XXXX00002 0 0 0 Bit symbol Bit name Function 0 : Without sample and hold A-D conversion method SMP select bit 1 : With sample and hold Reserved bit Always set to "0" Nothing is assigned. When write, set "0". When read, their content is indeterminate. Note: If the A-D control register is rewritten during A-D conversion, the conversion result is indeterminate. Symbol Address When reset A-D register i 03C016 to 03CF16 Indeterminate ADi(i=0 to 7) (b15) (b8)



Figure 84. A-D converter-related registers (2)



(1) One-shot mode

In one-shot mode, the pin selected using the analog input pin select bit is used for one-shot A-D conversion. (See Table 31.) Figure 85 shows the A-D control register in one-shot mode.

Table 31. One-shot mode specifications

Specification
The pin selected by the analog input pin select bit is used for one A-D conversion
Writing "1" to A-D conversion start flag
• End of A-D conversion (A-D conversion start flag changes to "0")
 Writing "0" to A-D conversion start flag
End of A-D conversion
One of ANo to AN7, as selected (Note)
Read A-D register corresponding to selected pin

Note : AN50 to AN54 can be used in the same way as for AN0 to AN4.

	ADCON	0 03D616		
	Bit symbol	Bit name	Function	RW
	CH0	Analog input pin select bit	^{b2 b1 b0} 0 0 0 : ANo is selected 0 0 1 : AN1 is selected	00
· · · · · · · · · · · · · · · · · · ·	CH1		0 1 0 : AN2 is selected 0 1 1 : AN3 is selected 1 0 0 : AN4 is selected	00
	CH2		1 0 1 : AN5 is selected 1 1 0 : AN6 is selected 1 1 1 : AN7 is selected (Note 2)	00
L	MD0	A-D operation mode	0 0 : One-shot mode	00
·	MD1	select bit 0		00
	Set this bit to	"0".		00
L	ADST	A-D conversion start flag	0 : A-D conversion disabled 1 : A-D conversion started	00
	CKS0	Frequency select bit 0	0 : fAD/4 is selected 1 : fAD/2 is selected	00
Note 2: AN50 D control register 1 b6 b5 b4 b3 b2 b1 b0	to AN₅₄ can be (Note) Symbol	e used in the same way as fo Address	When reset	ninate.
Note 2: AN50 D control register 1	to AN54 can be (Note)	e used in the same way as fo Address	or ANo to AN4.	ninate.
Note 2: AN50 D control register 1 b6 b5 b4 b3 b2 b1 b0	to AN₅₄ can be (Note) Symbol	e used in the same way as fo Address	or ANo to AN4. When reset	ninate.
Note 2: AN50 D control register 1 b6 b5 b4 b3 b2 b1 b0	to AN54 can be (Note) Symbol ADCON	Address 03D716	or ANo to AN4. When reset 0016	
Note 2: AN50 D control register 1 b6 b5 b4 b3 b2 b1 b0	to AN54 can be (Note) Symbol ADCON Bit symbol	Address Address 03D716	When reset 0016 Function	RW
Note 2: AN50 D control register 1 b6 b5 b4 b3 b2 b1 b0	to AN54 can be (Note) Symbol ADCON Bit symbol SCAN0	Address Address 03D716	When reset 0016 Function	R W O O
Note 2: AN50 D control register 1 b6 b5 b4 b3 b2 b1 b0	to AN54 can be (Note) Symbol ADCON Bit symbol SCAN0 SCAN1	Address Address 03D716 Bit name A-D sweep pin select bit A-D operation mode	or ANo to AN4. When reset 0016 Function Invalid in one-shot mode	R W 0 0 0 0
Note 2: AN50 D control register 1 b6 b5 b4 b3 b2 b1 b0	to AN54 can be (Note) Symbol ADCON Bit symbol SCAN0 SCAN1 MD2	Address Address 03D716 Bit name A-D sweep pin select bit A-D operation mode select bit 1	When reset 0016 Function Invalid in one-shot mode Set this bit to "0" in this mode. 0 : 8-bit mode	R W 0 0 0 0 0 0
Note 2: AN50 D control register 1 b6 b5 b4 b3 b2 b1 b0	to AN54 can be (Note) Symbol ADCON Bit symbol SCAN0 SCAN1 MD2 BITS	Address Address 03D716 Bit name A-D sweep pin select bit A-D operation mode select bit 1 8/10-bit mode select bit	When reset 0016 Function Invalid in one-shot mode Set this bit to "0" in this mode. 0 : 8-bit mode 1 : 10-bit mode 0 : fAD/2 or fAD/4 is selected	R W 00 00 00
Note 2: AN50 D control register 1 b6 b5 b4 b3 b2 b1 b0	to AN54 can be (Note) Symbol ADCON Bit symbol SCAN0 SCAN1 MD2 BITS CKS1	Address Address 03D716 Bit name A-D sweep pin select bit A-D operation mode select bit 1 8/10-bit mode select bit Frequency select bit 1 Vref connect bit	or ANo to AN4. When reset 0016 Function Invalid in one-shot mode Set this bit to "0" in this mode. 0 : 8-bit mode 1 : 10-bit mode 0 : fAD/2 or fAD/4 is selected 1 : fAD is selected	R W 00 00 00 00 00

Figure 85. A-D conversion register in one-shot mode



(2) Repeat mode

In repeat mode, the pin selected using the analog input pin select bit is used for repeated A-D conversion. (See Table 32.) Figure 86 shows the A-D control register in repeat mode.

Table 32.	Repeat mode specifications
-----------	----------------------------

Item	Specification
Function	The pin selected by the analog input pin select bit is used for repeated A-D conversion
Start condition	Writing "1" to A-D conversion start flag
Stop condition	Writing "0" to A-D conversion start flag
Interrupt request generation timing	None generated
Input pin	One of AN ₀ to AN ₇ , as selected (Note)
Reading of result of A-D converter	Read A-D register corresponding to selected pin

Note : AN50 to AN54 can be used in the same way as for AN0 to AN4.





(3) Single sweep mode

In single sweep mode, the pins selected using the A-D sweep pin select bit are used for one-by-one A-D conversion. (See Table 33.) Figure 87 shows the A-D control register in single sweep mode.

Item	Specification	
Function	The pins selected by the A-D sweep pin select bit are used for one-by-one A-D conversion	
Start condition	Writing "1" to A-D converter start flag	
Stop condition	• End of A-D conversion (A-D conversion start flag changes to "0".)	
	Writing "0" to A-D conversion start flag	
Interrupt request generation timing	End of A-D conversion	
Input pin	ANo and AN1 (2 pins), ANo to AN3 (4 pins), ANo to AN5 (6 pins), or ANo to AN7 (8 pins)(Note)	
Reading of result of A-D converter	Read A-D register corresponding to selected pin	

Note : AN50 to AN54 can be used in the same way as for AN0 to AN4.

	Bit symbol	Bit name	Function	R
	CH0	Analog input pin select bit	Invalid in single sweep mode	С
	CH1			c
	CH2			c
	MD0	A-D operation mode select bit 0	^{b4 b3} 1 0 : Single sweep mode	C
	MD1 Set this bit t			C
	ADST	A-D conversion start flag	0 : A-D conversion disabled 1 : A-D conversion started	С
	CKS0	Frequency select bit 0	0 : fAD/4 is selected 1 : fAD/2 is selected	c
A-D control register 1 b7 b6 b5 b4 b3 b2 b1 b0 0 1 0 -	(Note 1) Symbol ADCON	Address	conversion, the conversion result is indetermi When reset 0016	na
b7 b6 b5 b4 b3 b2 b1 b0	Symbol	Address	When reset	
b7 b6 b5 b4 b3 b2 b1 b0	Symbol ADCON	Address 11 03D716	When reset 0016	F
b7 b6 b5 b4 b3 b2 b1 b0	Symbol ADCON Bit symbol	Address 1 03D716 Bit name	When reset 0016 Function When single sweep and repeat sweep mode 0 are selected	F
b7 b6 b5 b4 b3 b2 b1 b0	Symbol ADCON Bit symbol SCAN0	Address 1 03D716 Bit name	When reset 0016 Function When single sweep and repeat sweep mode 0 are selected ^{b1 b0} 0 0 : AN0, AN1 (2 pins) 0 1 : AN0 to AN3 (4 pins) 1 0 : AN0 to AN3 (6 pins)	R
b7 b6 b5 b4 b3 b2 b1 b0	Symbol ADCON Bit symbol SCAN0 SCAN1	Address 03D716 Bit name A-D sweep pin select bit A-D operation mode	When reset 0016 Function When single sweep and repeat sweep mode 0 are selected ^{b1b0} 0 0 : ANo, AN1 (2 pins) 0 1 : ANo to AN3 (4 pins) 1 0 : ANo to AN5 (6 pins) 1 1 : ANo to AN7 (8 pins) (Note 2, 3)	
b7 b6 b5 b4 b3 b2 b1 b0	Symbol ADCON Bit symbol SCAN0 SCAN1 MD2	Address 03D716 Bit name A-D sweep pin select bit A-D operation mode select bit 1	When reset 0016 Function When single sweep and repeat sweep mode 0 are selected ^{b1 b0} 0 0 : AN0, AN1 (2 pins) 0 1 : AN0 to AN3 (4 pins) 1 0 : AN0 to AN3 (6 pins) 1 1 : AN0 to AN5 (6 pins) 1 1 : AN0 to AN7 (8 pins) (Note 2, 3) Set this bit to "0" in this mode. 0 : 8-bit mode	
b7 b6 b5 b4 b3 b2 b1 b0	Symbol ADCON Bit symbol SCAN0 SCAN1 MD2 BITS	Address 03D716 Bit name A-D sweep pin select bit A-D operation mode select bit 1 8/10-bit mode select bit	When reset 0016 Function When single sweep and repeat sweep mode 0 are selected ^{b1 b0} 0 0 : ANo, AN1 (2 pins) 0 1 : ANo to AN3 (4 pins) 1 0 : ANo to AN3 (4 pins) 1 0 : ANo to AN3 (6 pins) 1 1 : ANo to AN7 (8 pins) (Note 2, 3) Set this bit to "0" in this mode. 0 : 8-bit mode 1 : 10-bit mode 0 : fAD/2 or fAD/4 is selected	
b7 b6 b5 b4 b3 b2 b1 b0	Symbol ADCON Bit symbol SCAN0 SCAN1 MD2 BITS CKS1	Address 03D716 Bit name A-D sweep pin select bit A-D operation mode select bit 1 8/10-bit mode select bit Frequency select bit 1 Vref connect bit	When reset 0016 Function When single sweep and repeat sweep mode 0 are selected ^{b1 b0} 0 0 : AN0, AN1 (2 pins) 0 1 : AN0 to AN3 (4 pins) 1 0 : AN0 to AN3 (4 pins) 1 0 : AN0 to AN3 (6 pins) 1 1 : AN0 to AN7 (8 pins) (Note 2, 3) Set this bit to "0" in this mode. 0 : 8-bit mode 1 : 10-bit mode 0 : fAD/2 or fAD/4 is selected 1 : fAD is selected	

Figure 87. A-D conversion register in single sweep mode



(4) Repeat sweep mode 0

In repeat sweep mode 0, the pins selected using the A-D sweep pin select bit are used for repeat sweep A-D conversion. (See Table 34.) Figure 88 shows the A-D control register in repeat sweep mode 0.

Table 34. Repeat sweep mode 0 specifications

Item	Specification
Function	The pins selected by the A-D sweep pin select bit are used for repeat sweep A-D conversion
Start condition	Writing "1" to A-D conversion start flag
Stop condition	Writing "0" to A-D conversion start flag
Interrupt request generation timing	None generated
Input pin	ANo and AN1 (2 pins), ANo to AN3 (4 pins), ANo to AN5 (6 pins), or ANo to AN7 (8 pins)(Note)
Reading of result of A-D converter	Read A-D register corresponding to selected pin (at any time)
Nata : ANIza ta ANIzi ann ha	used in the same way as for ANa to ANA

Note : AN50 to AN54 can be used in the same way as for AN0 to AN4.



Figure 88. A-D conversion register in repeat sweep mode 0



(5) Repeat sweep mode 1

In repeat sweep mode 1, all pins are used for A-D conversion with emphasis on the pin or pins selected using the A-D sweep pin select bit. (See Table 35.) Figure 89 shows the A-D control register in repeat sweep mode 1.

Table 35. Repeat sweep mode 1 specifications

Item	Specification			
Function	All pins perform repeat sweep A-D conversion, with emphasis on the pin or			
	pins selected by the A-D sweep pin select bit			
	Example : ANo selected ANo \rightarrow AN1 \rightarrow ANo \rightarrow AN2 \rightarrow ANo \rightarrow AN3, etc			
Start condition	Writing "1" to A-D conversion start flag			
Stop condition	Writing "0" to A-D conversion start flag			
Interrupt request generation timing	None generated			
Input pin	ANo (1 pin), ANo and AN1 (2 pins), ANo to AN2 (3 pins), ANo to AN3 (4 pins) (Note)			
Reading of result of A-D converter	Read A-D register corresponding to selected pin (at any time)			
Note : AN50 to AN54 can be	e used in the same way as for AN0 to AN4.			



	Bit symbol	Bit name	Function	RW
	 SCAN0	A-D sweep pin select bit	When single sweep and repeat sweep mode 1 are selected	00
	 SCAN1	•	0 0 : ANo (1 pins) 0 1 : ANo, AN1 (2 pins) 1 0 : ANo to AN2 (3 pins) 1 1 : ANo to AN3 (4 pins) (Note 2, 3)	00
	 MD2	A-D operation mode select bit 1	Set "1" in this mode.	00
	 BITS	8/10-bit mode select bit	0 : 8-bit mode 1 : 10-bit mode	00
	 CKS1	Frequency select bit 1	0 : fAD/2 or fAD/4 is selected 1 : fAD is selected	00
	 VCUT	Vref connect bit	1 : Vref connected	00
	 Set this bit t	o "0".		00
l	 ADGSEL0	A-D input group select bit	0 : Port P6 group is selected 1 : Port P5 group is selected	00

Note 2: AN50 to AN54 can be used in the same way as for AN0 to AN4.

Note 3: If port P5 group is selected, the contents of A-D registers 5 to 7 are indeterminate.

Figure 89. A-D conversion register in repeat sweep mode 1



• Sample and hold

Sample and hold is selected by setting bit 0 of the A-D control register 2 (address 03D416) to "1". When sample and hold is selected, the rate of conversion of each pin increases. As a result, a 28 ϕ AD cycle is achieved with 8-bit resolution and 33 ϕ AD with 10-bit resolution. Sample and hold can be selected in all modes. However, in all modes, be sure to specify before starting A-D conversion whether sample and hold is to be used.

Programmable I/O Ports

There are 43 programmable I/O ports: P0 to P7. Each port can be set independently for input or output using the direction register. A pull-up resistance for each block of 4 ports can be set. The port P1 allows the drive capacity of its N-channel output transistor to be set as necessary.

Figures 90 to 92 show the programmable I/O ports.

Each pin functions as a programmable I/O port and as the I/O for the built-in peripheral devices.

To use the pins as the inputs for the built-in peripheral devices, set the direction register of each pin to input mode. When the pins are used as the outputs for the built-in peripheral devices, they function as outputs regardless of the contents of the direction registers. See the descriptions of the respective functions for how to set up the built-in peripheral devices.

(1) Direction registers

Figure 93 shows the direction registers.

These registers are used to choose the direction of the programmable I/O ports. Each bit in these registers corresponds one for one to each I/O pin.

(2) Port registers

Figure 94 shows the port registers.

These registers are used to write and read data for input and output to and from an external device. A port register consists of a port latch to hold output data and a circuit to read the status of a pin. Each bit in port registers corresponds one for one to each I/O pin.

(3) Pull-up control registers

Figure 95 shows the pull-up control registers.

The pull-up control register can be set to apply a pull-up resistance to each block of 4 ports. When ports are set to have a pull-up resistance, the pull-up resistance is connected only when the direction register is set for input.

(4) Port P1 drive capacity control register

Figure 95 shows a structure of the port P1 drive capacity control register.

This register is used to control the drive capacity of the port P1's N-channel output transistor. Each bit in this register corresponds one for one to the port pins.



روم Tentative Specifications REV.B کرمی Specifications in this manual are tentative and subject to change. Programmable I/O Port SINGLE













Figure 93. Direction register





Figure 94. Port register





Example connection of unused pins

Table 36. Example connection of unused pins

Pin name	Connection
Ports P0, P1, P3 to P7	After setting for input mode, connect every pin to Vss (pull-down); or after setting for output mode, leave these pins open.
Xout (Note)	Open
AVcc	Connect to Vcc
AVss, Vref	Connect to Vss

Note: With external clock input to XIN pin.



Usage precaution

Usage Precaution

Timer A (timer mode)

(1) Reading the timer A0 register while a count is in progress allows reading, with arbitrary timing, the value of the counter. Reading the timer A0 register with the reload timing gets "FFFF16". Reading the timer A0 register after setting a value in the timer A0 register with a count halted but before the counter starts counting gets a proper value.

Timer A (event counter mode)

- (1) Reading the timer A0 register while a count is in progress allows reading, with arbitrary timing, the value of the counter. Reading the timer A0 register with the reload timing gets "FFFF16" by underflow or "000016" by overflow. Reading the timer A0 register after setting a value in the timer A0 register with a count halted but before the counter starts counting gets a proper value.
- (2) When stop counting in free run type, set timer again.

Timer A (one-shot timer mode)

- (1) Setting the count start flag to "0" while a count is in progress causes as follows:
 - The counter stops counting and a content of reload register is reloaded.
 - The TA0OUT pin outputs "L" level.
 - The interrupt request generated and the timer A0 interrupt request bit goes to "1".
- (2) The timer A0 interrupt request bit goes to "1" if the timer's operation mode is set using any of the following procedures:
 - Selecting one-shot timer mode after reset.
 - Changing operation mode from timer mode to one-shot timer mode.
 - Changing operation mode from event counter mode to one-shot timer mode.

Therefore, to use timer A0 interrupt (interrupt request bit), set timer A0 interrupt request bit to "0" after the above listed changes have been made.

Timer A (pulse width modulation mode)

- (1) The timer A0 interrupt request bit becomes "1" if setting operation mode of the timer in compliance with any of the following procedures:
 - Selecting PWM mode after reset.
 - Changing operation mode from timer mode to PWM mode.
 - Changing operation mode from event counter mode to PWM mode.

Therefore, to use timer A0 interrupt (interrupt request bit), set timer A0 interrupt request bit to "0" after the above listed changes have been made.

(2) Setting the count start flag to "0" while PWM pulses are being output causes the counter to stop counting. If the TA00UT pin is outputting an "H" level in this instance, the output level goes to "L", and the timer A0 interrupt request bit goes to "1". If the TA00UT pin is outputting an "L" level in this instance, the level does not change, and the timer A0 interrupt request bit does not becomes "1".



Timer B (timer mode, event counter mode)

(1) Reading the timer Bi register while a count is in progress allows reading , with arbitrary timing, the value of the counter. Reading the timer Bi register with the reload timing gets "FFFF16". Reading the timer Bi register after setting a value in the timer Bi register with a count halted but before the counter starts counting gets a proper value.

Timer B (pulse period/pulse width measurement mode)

- (1) If changing the measurement mode select bit is set after a count is started, the timer Bi interrupt request bit goes to "1".
- (2) When the first effective edge is input after a count is started, an indeterminate value is transferred to the reload register. At this time, timer Bi interrupt request is not generated.

Timer X (timer mode)

(1) Reading the timer Xi register while a count is in progress allows reading, with arbitrary timing, the value of the counter. Reading the timer Xi register with the reload timing gets "FFFF16". Reading the timer A0 register after setting a value in the timer Xi register with a count halted but before the counter starts counting gets a proper value.

Timer X (event counter mode)

- (1) Reading the timer Xi register while a count is in progress allows reading, with arbitrary timing, the value of the counter. Reading the timer Xi register with the reload timing gets "FFFF16" by underflow or "000016" by overflow. Reading the timer Xi register after setting a value in the timer Xi register with a count halted but before the counter starts counting gets a proper value.
- (2) When stop counting in free run type, set timer again.

Timer X (one-shot timer mode)

- (1) Setting the count start flag to "0" while a count is in progress causes as follows:
 - The counter stops counting and a content of reload register is reloaded.
 - The TXINOUT pin outputs "L" level.
 - The interrupt request generated and the timer Xi interrupt request bit goes to "1".
- (2) The timer Xi interrupt request bit goes to "1" if the timer's operation mode is set using any of the following procedures:
 - Selecting one-shot timer mode after reset.
 - Changing operation mode from timer mode to one-shot timer mode.
 - Changing operation mode from event counter mode to one-shot timer mode.

Therefore, to use timer Xi interrupt (interrupt request bit), set timer Xi interrupt request bit to "0" after the above listed changes have been made.


Timer X (pulse width modulation mode)

- (1) The timer Xi interrupt request bit becomes "1" if setting operation mode of the timer in compliance with any of the following procedures:
 - Selecting PWM mode after reset.
 - Changing operation mode from timer mode to PWM mode.
 - Changing operation mode from event counter mode to PWM mode.

Therefore, to use timer Xi interrupt (interrupt request bit), set timer Xi interrupt request bit to "0" after the above listed changes have been made.

(2) Setting the count start flag to "0" while PWM pulses are being output causes the counter to stop counting. If the TXIINOUT pin is outputting an "H" level in this instance, the output level goes to "L", and the timer Xi interrupt request bit goes to "1". If the TXIINOUT pin is outputting an "L" level in this instance, the level does not change, and the timer Xi interrupt request bit does not becomes "1".

Timer X (pulse period/pulse width measurement mode)

- (1) If changing the measurement mode select bit is set after a count is started, the timer Xi interrupt request bit goes to "1".
- (2) When the first effective edge is input after a count is started, an indeterminate value is transferred to the reload register. At this time, timer Xi interrupt request is not generated.

A-D Converter

- (1) Write to each bit (except bit 6) of A-D control register 0, to each bit of A-D control register 1, and to bit 0 of A-D control register 2 when A-D conversion is stopped (before a trigger occurs).
 In particular, when the Vref connection bit is changed from "0" to "1", start A-D conversion after an elapse of 1 µs or longer.
- (2) When changing A-D operation mode, select analog input pin again.
- (3) Using one-shot mode or single sweep mode Read the correspondence A-D register after confirming A-D conversion is
 - Read the correspondence A-D register after confirming A-D conversion is finished. (It is known by A-D conversion interrupt request bit.)
- (4) Using repeat mode, repeat sweep mode 0 or repeat sweep mode 1 Use the undivided main clock as the internal CPU clock.

Stop Mode and Wait Mode

- (1) When returning from stop mode by hardware reset, **RESET** pin must be set to "L" level until main clock oscillation is stabilized.
- (2) When shifting to WAIT mode or STOP mode, the program stops after reading 8 bytes from the WAIT instruction and the instruction that sets all clock stop bits to "1" in the instruction queue. Therefore, insert a minimum of 8 NOPs after the WAIT instruction and the instruction that sets all clock stop bits to "1".



Specifications in this manual are tentative and subject to change.

Usage precaution

Interrupts

- (1) Reading address 0000016
 - When maskable interrupt is occurred, CPU read the interrupt information (the interrupt number and interrupt request level) in the interrupt sequence.

The interrupt request bit of the certain interrupt written in address 0000016 will then be set to "0". Reading address 0000016 by software sets enabled highest priority interrupt source request bit to "0".

Though the interrupt is generated, the interrupt routine may not be executed. Do not read address 0000016 by software.

- (2) Setting the stack pointer
 - The value of the stack pointer immediately after reset is initialized to 000016. Accepting an interrupt before setting a value in the stack pointer may become a factor of runaway. Be sure to set a value in the stack pointer before accepting an interrupt.

Concerning the first instruction immediately after reset, generating any interrupt is prohibited.

- (3) External interrupt
 - When changing a polarity of pins INT0 and INT1, the interrupt request bit may become "1". Clear the interrupt request bit after changing the polarity.
- (4) Changing interrupt control register

See "Changing Interrupt Control Register".



Electrical characteristics

Table 37. Absolute maximum ratings

Symbol		Parameter	Condition	Rated value	Unit
Vcc	Supply voltage			- 0.3 to 7	V
AVcc	Analog supply v	oltage		- 0.3 to 7	V
VI	Input voltage	RESET, CNVss, P00 to P07, P10 to P17, P30 to P35, P40 to P45, P50 to P54, P60 to P67, P70, P71, VREF, XIN		- 0.3 to Vcc + 0.3 (Note 1)	V
Vo	Output voltage	P0º to P07, P1º to P17, P3º to P35, P4º to P45, P5º to P54, P6º to P67, P70, P71, VREF, XIN		- 0.3 to Vcc + 0.3	V
Pd	Power dissipation	n	Ta = 25 °C	1000 (Note 2)	mW
Topr	Operating ambie	ent temperature		- 20 to 85 (Note 3)	°C
Tstg	Storage tempera	ature		- 40 to 150 (Note 4)	°C

Note 1: When writing to frash MCU, CNVss is -0.3 to 13 (V) . Note 2: Flat package (56P6S-A) is 300 mW. Note 3: Extended operating temperature version: -40 to 85 °C. Note 4: Extended operating temperature version: -65 to 150 °C.



VCC = 5V

Table 38.	Recommended o	perating	conditions	(Note 1)	,

Symbol		Parameter		• •	Standard		Unit	
				Min	Тур.	Max.	01111	
Vcc	Supply voltage (Ne	ote 2)	Ma	sk ROM version	2.7	5.0	5.5	v
			Fla	sh memory version	4.0	5.0	5.5	v
AVcc	Analog supply volt	age	1			Vcc		V
Vss	Supply voltage					0		V
AVss	Analog supply volt	age				0		V
Viн	HIGH input voltage F	P00 to P07, P [.] P50 to P54, P6	10 to P17, P30 to P35, F 30 to P67, P70, P71, XIN	P40 to P4₅, , RESET, CNVss,	0.8Vcc		Vcc	V
VIL	LOW input voltage	,	10 to P17, P30 to P35, F 60 to P67, P70, P71, Xin	,	0		0.2Vcc	V
I OH (peak)		,	10 to P17, P30 to P35, F 60 to P67, P70, P71	P40 to P45,			- 10.0	mA
I _{OL (peak)}	Lott pour output		80 to P35, P40 to P45, 60 to P67, P70, P71				10.0	mA
	LOW peak output	P1o to P	17	HIGHPOWER			30.0	
OL (peak)	current			LOWPOWER			10.0	mA
I _{OH (avg)}	HIGH average output current	-	7, P10 to P17, P30 to P 54, P60 to P67, P70, P7				- 5.0	mA
IOL (avg)	LOW average output current	-	7, P30 to P35, P40 to P 54, P60 to P67, P70, P7				5.0	mA
I _{OL (avg)}	LOW average outpu	t P10 to P1	7	HIGHPOWER			15.0	
	current			LOWPOWER			5.0	mΑ
f (XIN)	Main clock input	Without	Mask ROM version	Vcc=4.0V to 5.5V	0		10	MHz
. (2007)	oscillation	wait		Vcc=2.7V to 4.0V	0		5 x Vcc - 10.000	MHz
frequenc	frequency		Flash memory version	on Vcc=4.0V to 5.5V	0		10	MHz
		With wait	Mask ROM version	Vcc=4.0V to 5.5V	0		10	MHz
				Vcc=2.7V to 4.0V	0		2.31 x Vcc +0.760	MHz
			Flash memory version	vn Vcc=4.0V to 5.5V	0		10	MHz
f (Xcin)	Subclock oscillatio	n frequency	1			32.768	50	kHz

Note 1: Unless otherwise noted: Vcc = 2.7V to 5.5V, Vss = 0V, Ta = - 20 to 85°C (Extended operating temperature version:- 40 to 85°C). Flash version: Vcc = 4.0V to 5.5V, Vss = 0V, Ta = - 20 to 85°C (Extended operating temperature version: - 40 to 85°C.) Note 2: Flash version: Vcc = 4.0V to 5.5V

Note 3: The average output current is an average value measured over 100ms.

Note 4: Keep output current as follows:

The sum of port P3 and P4 IoL (peak) is under 40 mA. The sum of port P1 IoL (peak) is under 60 mA. The sum of port P1, P3 and P4 IOH (peak) is under 40 mA. The sum of port P0, P5, P6 and P7 IOL (peak) is under 80 mA. The sum of port P0, P5, P6 and P7 IOH (peak) is under 80 mA.





VCC = 5V

Table 39. Electrical characteristics (Note)

Symbol		Parameter		Moor	uring condition	S	Standar	d	Unit
Symbol		Parameter		ivieas	suring condition	Min.	Тур.	Max.	Unit
Vон	HIGH output voltage	P00 to P07,P10 to P17,F P40 to P45,P50 to P54,F	,	Іон = - 5	mA	3.0			v
Vон	HIGH output voltage	P00 to P07,P10 to P17,F P40 to P45,P50 to P54,F		Іон = - 20)0 μA	4.7			V
Vон	HIGH output	Хоит	HIGHPOWER	Іон = - 1	mA	3.0			v
VOIT	voltage	2001	LOWPOWER	Іон = - 0.	5 mA	3.0			V
Vон	HIGH output	Хсоит	HIGHPOWER	No load			3.0		v
	voltage	AC001	LOWPOWER	No load			1.6		, v
Vol	LOW output voltage	P00 to P07,P30 to P35,F P50 to P54,P60 to P67,F		lo∟ = 5 m	A			2.0	v
Vol	LOW output voltage	P00 to P07,P30 to P35,P P50 to P54,P60 to P67,P		Iol = 200) μA			0.45	V
Vol	LOW output	P10 to P17	HIGHPOWER	lo∟ = 15n	nA			2.0	V
	voltage		LOWPOWER	loL = 5 m	A			2.0	V
	LOW output voltage		HIGHPOWER	IOL = 200) μA			0.3	v
Vol	voltage	P10 to P17	LOWPOWER	IoL = 200) μA			0.45	
Vol	LOW output voltage	Хоит	HIGHPOWER	Iон = 1 m	A			2.0	v
	Vollago		LOWPOWER	Іон = 0.5	mA			2.0	v
Vol	LOW output voltage	Χουτ	HIGHPOWER	No load			0		
VOL	vollage	7001	LOWPOWER	No load			0		V
Vt+ - Vt-	Hysteresis	TA0in,TX0inout,TX1in TX2inout,TB0in,TB1in				0.2		0.8	v
Vt+ -Vt-	Hysteresis	RESET				0.2		1.8	V
Ін	HIGH input current	P00 to P07,P10 to P17,F P40 to P45,P <u>50 to P5</u> 4,F P70,P71,XIN, RESET, C	P60 to P67	VI = 5V				5.0	μA
lı∟	LOW input current	P00 to P07,P10 to P17,F P40 to P45,P <u>50 to P5</u> 4,F P70,P71,XIN, RESET, C	P60 to P67,	VI = 0V				-5.0	μA
Rpullup	Pull-up resister	P00 to P07,P10 to P17,F P40 to P45,P50 to P54,F	,	VI = 0V		30.0	50.0	167.0	kΩ
Rxin	Feedback res	ister XIN					1.0		MΩ
Rxcin	Feedback res	sister XCIN					6.0		MΩ
V _{RAM}	RAM retenti	on voltage		When cl	ock is stopped	2.0			V
					f(XIN)=10MHz Square wave, no division		19.0	38.0	mA
				I/O pin has no	f(XCIN)=32kHz Square wave		90.0		μA
lcc	Power supp	ly current		load	f(XCIN)=32kHz With wait		4.0		μA
					Ta=25°C when clock is stopped			1.0	μA
					Ta=85°C when clock is stopped			20.0	

Note: Unless otherwise noted: VCC = 5V, VSS = 0V at Ta = 25°C, f(XIN) = 10MHz)



VCC = 5V

Table 40. A-D conversion characteristics

Symbol		Parameter	Magguring condition	S	tandar	Ł	Unit
Symbol		Falameter	Measuring condition	Min.	Тур.	Max.	Onit
-	Resolutior	1	Vref =Vcc			10	Bits
-	Absolute	Sample & hold function not available	VREF =VCC = 5V			±3	LSB
	accuracy	Sample & hold function available(10bit)	VREF =VCC= 5V			±3	LSB
		Sample & hold function available(8bit)	Vref = Vcc = 5V			±2	LSB
RLADDER	Ladder res	sistance	Vref =Vcc	10		40	kohm
t CONV	Conversio	n time(10bit)		3.3			μs
t CONV	Conversio	n time(8bit)		2.8			μs
t SAMP	Sampling	time		0.3			μs
Vref	Reference	e voltage		2		Vcc	V
Via	Analog inp	out voltage		0		Vref	V



Timing requirements (referenced to Vcc = 5V, Vss = 0V at Ta = 25°C unless otherwise specified)

Table 41. External clock input

Symbol	Derometer	Star	Unit	
	Parameter		Max.	Unit
tc	External clock input cycle time	100		ns
tw(H)	External clock input HIGH pulse width	40		ns
tw(L)	External clock input LOW pulse width	40		ns
tr	External clock rise time		15	ns
tf	External clock fall time		15	ns

Table 42. Timer A input (counter input in event counter mode)

Symbol	Dorometor	Star	ndard	Unit
Symbol	Parameter	Min.	Max.	Unit
tc(TA)	TA0IN input cycle time	100		ns
tw(TAH)	TA0IN input HIGH pulse width	40		ns
tw(TAL)	TA0IN input LOW pulse width	40		ns

Table 43. Timer A input (gating input in timer mode)

		Standard		Unit
Symbol	Parameter	Min.	Max.	Unit
tc(TA)	TA0IN input cycle time	400		ns
tw(TAH)	TA0IN input HIGH pulse width	200		ns
tw(TAL)	TA0IN input LOW pulse width	200		ns

Table 44. Timer A input (external trigger input in one-shot timer mode)

Or week at	Symbol		ndard	Linit
Symbol	Parameter	Min.	Max.	Unit
tc(TA)	TA0IN input cycle time	200		ns
tw(TAH)	TA0IN input HIGH pulse width	100		ns
tw(TAL)	TA0IN input LOW pulse width	100		ns

Table 45. Timer A input (external trigger input in pulse width modulation mode)

	Parameter -		ndard	Linit
Symbol	Parameter	Min.	Max.	Unit
tw(TAH)	TA0IN input HIGH pulse width	100		ns
tw(TAL)	TA0IN input LOW pulse width	100		ns

Table 46. Timer A input (up/down input in event counter mode)

	Deremeter	Standard		Unit
Symbol	Parameter	Min.	Max.	Unit
tc(UP)	TA0out input cycle time	2000		ns
tw(UPH)	TA0ou⊤ input HIGH pulse width	1000		ns
tw(UPL)	TA0o∪⊤ input LOW pulse width	1000		ns
tsu(UP-TIN)	TA0out input setup time	400		ns
th(TIN-UP)	TA0out input hold time	400		ns



VCC = 5V

Timing requirements (referenced to Vcc = 5V, VSS = 0V at Ta = 25°C unless otherwise specified)

Symbol	Deventer	Star	Unit	
	Parameter	Min.	Max.	Unit
tc(TB)	TBilN input cycle time (counted on one edge)	100		ns
tw(TBH)	TBin input HIGH pulse width (counted on one edge)	40		ns
tw(TBL)	TBilN input LOW pulse width (counted on one edge)	40		ns
tc(TB)	TBilN input cycle time (counted on both edges)	200		ns
tw(TBH)	TBin input HIGH pulse width (counted on both edges)	80		ns
tw(TBL)	TBilN input LOW pulse width (counted on both edges)	80		ns

Table 47. Timer B input (counter input in event counter mode)

Table 48. Timer B input (pulse period measurement mode)

Symbol	Parameter		Standard	
			Max.	Unit
tc(TB)	TBin input cycle time	400		ns
tw(TBH)	TBilN input HIGH pulse width	200		ns
tw(TBL)	TBin input LOW pulse width	200		ns

Table 49. Timer B input (pulse width measurement mode)

Symbol Parameter		Standard		Linit
	Parameter	Min.	Max.	Unit
tc(TB)	TBilN input cycle time	400		ns
tw(TBH)	TBin input HIGH pulse width	200		ns
tw(TBL)	TBin input LOW pulse width	200		ns

Table 50. Timer X input (counter input in event counter mode)

	Parameter		Standard	
Symbol			Max.	Unit
tc(⊤X)	TXiINOUT input cycle time	100		ns
tw(TXH)	TXiINOUT input HIGH pulse width	40		ns
tw(TXL)	TXiINOUT input LOW pulse width	40		ns

Table 51. Timer X input (gate input in timer mode)

Symbol		Star	Unit	
	Parameter			Max.
tc(TX)	TXiINOUT input cycle time	400		ns
tw(TXH)	TXiINOUT input HIGH pulse width	200		ns
tw(TXL)	TXiiNo∪⊤ input LOW pulse width	200		ns

Table 52. Timer X input (external trigger input in one-shot timer mode)

Symbol		Star	Unit	
	Parameter		Max.	Unit
tc(TX)	TXiINOUT input cycle time	200		ns
tw(TXH)	TXiINOUT input HIGH pulse width	100		ns
tw(TXL)	TXiINOUT input LOW pulse width	100		ns



VCC = 5V

Timing requirements (referenced to Vcc = 5V, Vss = 0V at Ta = 25°C unless otherwise specified)

Table 53. Timer X input (pulse period measurement mode)

	Parameter		Standard		
Symbol			Max.	Unit	
tc(TX)	TXiinou⊤ input cycle time	400		ns	
tw(TXH)	TXiINOUT input HIGH pulse width	200		ns	
tw(TXL)	TXiINOUT input LOW pulse width	200		ns	

Table 54. Timer X input (pulse width measurement mode)

Symbol Parameter		Star	Linit	
	Parameter	Min.	Max.	Unit
tc(TX)	TXiINOUT input cycle time	400		ns
tw(TXH)	TXiINOUT input HIGH pulse width	200		ns
tw(TXL)	TXiINOUT input LOW pulse width	200		ns

Table 55. Serial I/O

	_	Star	1.1	
Symbol	Parameter	Min.	Max.	Unit
tc(CK)	CLK0 input cycle time	200		ns
tw(CKH)	CLK0 input HIGH pulse width	100		ns
tw(CKL)	CLK0 input LOW pulse width	100		ns
td(C-Q)	TxDi output delay time		80	ns
th(C-Q)	TxDi hold time	0		ns
tsu(D-C)	RxDi input setup time	30		ns
th(C-D)	RxDi input hold time	90		ns

Table 56. External interrupt INTi inputs

	Symbol Parameter	Star	Unit	
Symbol		Min.	Max.	Unit
tw(INH)	INTi input HIGH pulse width	250		ns
tw(INL)	INTi input LOW pulse width	250		ns







VCC = 3V

Table 57. Electrical characteristics	(Note 1)
--------------------------------------	----------

Symbol	Parameter			Measuring condition		Standard			Unit
Symbol		Falametel		weas		Min.	Тур.	Max.	Unit
Vон	HIGH output voltage	P00 to P07,P10 to P17,F P40 to P45,P50 to P54,F	,	Іон = - 1n	ηA	2.5			V
Vон	HIGH output	Хоит	HIGHPOWER	Іон = - 1 г	mA	2.5			v
VОП	voltage	2001	LOWPOWER	Іон = - 50	μΑ	2.5			V
Vон	HIGH output	Хсоит	HIGHPOWER	No load			3.0		v
	voltage	X6001	LOWPOWER	No load			1.6		v
Vol	LOW output voltage	P00 to P07,P30 to P35,P P50 to P54,P60 to P67,P		IOL = 1 m	A			0.5	V
Vol	LOW output	P10 to P17	HIGHPOWER	IoL = 3 m.	A			0.5	V
102	voltage		LOWPOWER	lo∟ = 1 m.	A			0.5	V
Vol	LOW output voltage	Хоит	HIGHPOWER	Іон = 0.1				0.5	V
			LOWPOWER	Іон = 50 μ	IA			0.5	
Vol	LOW output voltage	Хоит	HIGHPOWER	No load			0		v
			LOWPOWER	No load			0		
Vt+ - Vt-	Hysteresis	TA0in,TX0inout,TX1in TX2inout,TB0in,TB1in				0.2		0.8	v
Vt+ - Vt-	Hysteresis	RESET				0.2		1.8	V
Іін	HIGH input current	P00 to P07,P10 to P17,P30 to P35, P40 to P45,P <u>50 to P5</u> 4,P60 to P67, P70,P71,XIN, RESET, CNVss		VI = 3V				4.0	μA
lı∟	LOW input current			VI = 0V				-4.0	μA
Rpullup	Pull-up resistor	P00 to P07,P10 to P17,F P40 to P45,P50 to P54,F		VI = 0V		66.0	120.0	500.0	kΩ
Rxin	Feedback res						3.0		MΩ
Rxin	Feedback res	sistor XIN					10.0		MΩ
VRAM	RAM retenti	on voltage		When cl	ock is stopped	2.0	10.0		V
					f(XIN)=7MHz Square wave, no division		6.0	15.0	mA
					f(XCIN)=32kHz Square wave		40.0		μA
	D			I/O pin has no	f(XCIN)=32kHz With wait. Oscillation capacity HIGH (Note 2)		2.8		μA
lcc	Power supp	iy current		load	f(XCIN)=32kHz With wait. Oscillation capacity LOW (Note 2)		0.9		μA
					Ta=25°C when clock is stopped			1.0	μA
				Ta=85°C when clock is stopped			20.0	P. (

Note 1: Unless otherwise noted: Vcc = 3V, Vss = 0V at Ta = 25°C, f(XIN) = 7MHz, with wait) Note 2: With one timer operated using fC32.



$$VCC = 3V$$

Table 58. A-D conversion characteristics

Symbol	Parameter		Macouring condition	s	Unit		
Symbol			Measuring condition	Min.	Тур.	Max.	Unit
-	Resolutior	1	Vref =Vcc			10	Bits
_	Absolute	Sample & hold function not available	Vref =Vcc = 3V,			±2	LSB
	accuracy	(8bit)	ØAD = fAD/2				
RLADDER	Ladder res	sistance	Vref =Vcc	10		40	kohm
tconv	Conversio	n time(8bit)		14.0			μs
Vref	Reference voltage			2.7		Vcc	V
Via	Analog inp	out voltage		0		Vref	V



Timing requirements (referenced to Vcc = 3V, Vss = 0V at Ta = 25°C unless otherwise specified)

Table 59. External clock input

		Star	Standard	Linit
Symbol	Parameter	Min.	Max.	Unit
tc	External clock input cycle time	143		ns
tw(H)	External clock input HIGH pulse width	60		ns
tw(L)	External clock input LOW pulse width	60		ns
tr	External clock rise time		18	ns
tf	External clock fall time		18	ns

Table 60. Timer A input (counter input in event counter mode)

		Star	ndard	Unit
Symbol	Symbol Parameter	Min.	Max.	Unit
tc(TA)	TA0IN input cycle time	150		ns
tw(TAH)	TA0IN input HIGH pulse width	60		ns
tw(TAL)	TA0IN input LOW pulse width	60		ns

Table 61. Timer A input (gating input in timer mode)

		Standard		Unit
Symbol	Parameter	Min.	Max.	Unit
tc(TA)	TA0IN input cycle time	600		ns
tw(TAH)	TA0IN input HIGH pulse width	300		ns
tw(TAL)	TA0IN input LOW pulse width	300		ns

Table 62. Timer A input (external trigger input in one-shot timer mode)

Querra ha a l	Symbol		Standard	
Symbol	Parameter	Min.	Max.	Unit
tc(TA)	TA0IN input cycle time	300		ns
tw(TAH)	TA0IN input HIGH pulse width	150		ns
tw(TAL)	TA0IN input LOW pulse width	150		ns

Table 63. Timer A input (external trigger input in pulse width modulation mode)

		Sta	ndard	Unit
Symbol	Parameter	Min.	Max.	Unit
tw(TAH)	TA0IN input HIGH pulse width	150		ns
tw(TAL)	TA0ın input LOW pulse width	150		ns

Table 64. Timer A input (up/down input in event counter mode)

		Star	ndard	Unit
Symbol	Parameter	Min.	Max.	Unit
tc(UP)	TA0ou⊤ input cycle time	3000		ns
tw(UPH)	TA0ou⊤ input HIGH pulse width	1500		ns
tw(UPL)	TA0out input LOW pulse width	1500		ns
tsu(UP-TIN)	TA0o∪⊤ input setup time	600		ns
th(TIN-UP)	TA0out input hold time	600		ns



VCC = 3V

Timing requirements (referenced to Vcc = 3V, Vss = 0V at Ta = 25°C unless otherwise specified)

<u> </u>		Star	Standard	Unit
Symbol	Parameter	Min.	Max.	Unit
tc(TB)	TBilN input cycle time (counted on one edge)	150		ns
tw(TBH)	TBin input HIGH pulse width (counted on one edge)	60		ns
tw(TBL)	TBin input LOW pulse width (counted on one edge)	60		ns
tc(TB)	TBin input cycle time (counted on both edges)	300		ns
tw(TBH)	TBin input HIGH pulse width (counted on both edges)	160		ns
tw(TBL)	TBin input LOW pulse width (counted on both edges)	160		ns

Table 65. Timer B input (counter input in event counter mode)

Table 66. Timer B input (pulse period measurement mode)

		Star	ndard	Unit
Symbol	nbol Parameter	Min.	Max.	Unit
tc(TB)	TBin input cycle time	600		ns
tw(TBH)	TBilN input HIGH pulse width	300		ns
tw(TBL)	TBin input LOW pulse width	300		ns

Table 67. Timer B input (pulse width measurement mode)

O. make at		Star	ndard	Unit
Symbol	Symbol Parameter	Min.	Max.	Unit
tc(TB)	TBilN input cycle time	600		ns
tw(TBH)	TBilN input HIGH pulse width	300		ns
tw(TBL)	TBilN input LOW pulse width	300		ns

Table 68. Timer X input (counter input in event counter mode)

Symbol		Star	andard Max.	Linit
	Parameter	Min.	Max.	Unit
tc(⊤X)	TXiINOUT input cycle time	150		ns
tw(TXH)	TXiINOUT input HIGH pulse width	60		ns
tw(TXL)	TXiINOUT input LOW pulse width	60		ns

Table 69. Timer X input (gate input in timer mode)

Symbol	Demandan	Star	ndard	Linit
	Parameter	Min.	Max.	Unit ns ns
tc(TX)	TXiINOUT input cycle time	600		ns
tw(TXH)	TXiINOUT input HIGH pulse width	300		ns
tw(TXL)	TXiINOUT input LOW pulse width	300		ns

Table 70. Timer X input (external trigger input in one-shot timer mode)

Symbol	Demonster	Star	ndard	Unit
	Parameter	Min.	Max.	Unit
tc(TX)	TXiINOUT input cycle time	300		ns
tw(TXH)	TXiINOUT input HIGH pulse width	150		ns
tw(TXL)	TXiINOUT input LOW pulse width	150		ns



VCC = 3V

Timing requirements (referenced to Vcc = 3V, Vss = 0V at Ta = 25°C unless otherwise specified)

Table 71. Timer X input (pulse period measurement mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	Unit
tc(TX)	TXiinou⊤ input cycle time	600		ns
tw(TXH)	TXiINOUT input HIGH pulse width	300		ns
tw(TXL)	TXiINOUT input LOW pulse width	300		ns

Table 72. Timer X input (pulse width measurement mode)

Symbol		Standard		Linit
	Parameter	Min.	Max.	Unit
tc(TX)	TXiINOUT input cycle time	600		ns
tw(TXH)	TXiINOUT input HIGH pulse width	300		ns
tw(TXL)	TXiINOUT input LOW pulse width	300		ns

Table 73. Serial I/O

Symbol	Parameter	Standard		Linit
		Min.	Max.	Unit
tc(CK)	CLK0 input cycle time	300		ns
tw(CKH)	CLK0 input HIGH pulse width	150		ns
tw(CKL)	CLK0 input LOW pulse width	150		ns
td(C-Q)	TxDi output delay time		160	ns
th(C-Q)	TxDi hold time	0		ns
tsu(D-C)	RxDi input setup time	50		ns
th(C-D)	RxDi input hold time	90		ns

Table 74. External interrupt INTi inputs

Symbol	Parameter	Standard		Unit
		Min.	Max.	Unit
tw(INH)	INTi input HIGH pulse width	380		ns
tw(INL)	INTi input LOW pulse width	380		ns





MITSUBISHI SEMICONDUCTORS M16C/20 Group DATA SHEET REV.B

April First Edition 1998 July Second Edition 1998

Editioned by Committee of editing of Mitsubishi Semiconductor DATA SHEET

Published by Mitsubishi Electric Corp., Kitaitami Works

This book, or parts thereof, may not be reproduced in any form without permission of Mitsubishi Electric Corporation. ©1997 MITSUBISHI ELECTRIC CORPORATION