LC72131, 72131M

## **AM/FM PLL Frequency Synthesizer**



## Overview

SANYO

The LC72131 and LC72131M are PLL frequency synthesizers for use in tuners in radio/cassette players. They allow high-performance AM/FM tuners to be implemented easily.

No. 4921B

## **Applications**

PLL frequency synthesizer

### **Functions**

- · High speed programmable dividers
  - FMIN: 10 to 160 MHz .....pulse swallower (built-in divide-by-two prescaler)
  - AMIN: 2 to 40 MHz .....pulse swallower 0.5 to 10 MHz .....direct division
- IF counter
  - IFIN: 0.4 to 12 MHz .....AM/FM IF counter
- Reference frequencies
  - Twelve selectable frequencies
    - (4.5 or 7.2 MHz crystal)
    - 1, 3, 5, 9, 10, 3.125, 6.25, 12.5, 15, 25, 50 and 100 kHz
- Phase comparator
  - Dead zone control
  - Unlock detection circuit
  - Deadlock clear circuit
- Built-in MOS transistor for forming an active low-pass filter
- I/O ports
  - Dedicated output ports: 4
  - Input or output ports: 2
  - Support clock time base output
- Serial data I/O
  - Support CCB format communication with the system controller.
- · Operating ranges
  - Supply voltage......4.5 to 5.5 V
  - Operating temperature......40 to +85°C
- Packages
  - DIP22S/MFP20
  - CCB is a trademark of SANYO ELECTRIC CO., LTD.
  - CCB Is SANYO's original bus format and all the bus addresses are controlled by SANYO.

## **Package Dimensions**

unit: mm

3059-DIP22S



unit: mm

### 3036B-MFP20



SANYO Electric Co., Ltd. Semiconductor Business Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

## **Pin Assignments**





### **Block Diagram**



## Specifications

## Absolute Maximum Ratings at Ta = 25°C, $V_{SS}$ = 0 V

Parameter	Symbol		Pins	Ratings	Unit
Supply voltage	V <sub>DD</sub> max	V <sub>DD</sub>		-0.3 to +7.0	V V
	V <sub>IN</sub> 1 max	CE, CL, DI, AIN		-0.3 to +7.0	v
Maximum input voltage	V <sub>IN</sub> 2 max	XIN, FMIN, AMIN	I, IFIN	-0.3 to V <sub>DD</sub> + 0.3	v
	V <sub>IN</sub> 3 max	ÎOT, IO2		-0.3 to +15	V
	V <sub>O</sub> 1 max	DO		-0.3 to +7.0	v
Maximum output voltage	V <sub>O</sub> 2 max	XOUT, PD	······································	-0.3 to V <sub>DD</sub> + 0.3	V
	V <sub>O</sub> 3 max	BO1 to BO4, IO1	, IO2, AOUT	-0.3 to +15	v
	l <sub>O</sub> 1 max	BOI		0 to 3.0	mA
Maximum output current	l <sub>O</sub> 2 max	AOUT, DO		0 to 6.0	mA
	l <sub>O</sub> 3 max	BO2 to BO4, IO1	, 102	0 to 10.0	mA
Allowable power dissipation	Pd max	Ta ≰ 85°C	LC72131: DIP22S	350	mW
	Fulliax		LC72131M: MFP20	180	11144
Operating temperature	Topr		,	-40 to +85	°C
Storage temperature	Tstg			-55 to +125	°C

## Allowable Operating Ranges at Ta = -40 to +85°C, $V_{SS}$ = 0 V

Parameter	Symbol	Pins	Conditions	min	typ	max	Unit
Supply voltage	V <sub>DD</sub>	V <sub>DD</sub>		4.5		5.5	v
Input high-level voltage	V <sub>IH</sub> 1	CE, CL, DI		0.7 V <sub>DD</sub>		6.5	V
input nigh-sever voltage	V <sub>IH</sub> 2	101, 102		0.7 V <sub>DD</sub>		13	v
Input low-level voltage	VIL	CE, CL, DI, 101, 102		0		0.3 V <sub>DD</sub>	l v
	V <sub>0</sub> 1	DO		0		6.5	V
Output voltage	V <sub>O</sub> 2	BO1 to BO4, IO1, IO2, AOUT		0		13	v
	f <sub>IN</sub> 1	XiN	V <sub>IN</sub> 1	1		8	MHz
	f <sub>iN</sub> 2	FMIN	V <sub>IN</sub> 2	10		160	MHz
Input frequency	f <sub>IN</sub> 3	AMIN	V <sub>IN</sub> 3, SNS = 1	2		40	MHz
	f <sub>IN</sub> 4	AMIN	V <sub>IN</sub> 4, SNS = 0	0.5	-	10	MHz
	f <sub>IN</sub> 5	IFIN	V <sub>IN</sub> 5	0.4		12	MHz
	V <sub>IN</sub> 1	XIN	f <sub>IN</sub> 1	400		1500	mVrms
	V <sub>IN</sub> 2-1	FMIN	f = 10 to 130 MHz	40		1500	mVrms
	V <sub>IN</sub> 2-2	FMIN	f = 130 to 160 MHz	70		1500	mVrms
Input amplitude	V <sub>IN</sub> 3	AMIN	f <sub>IN</sub> 3, SNS = 1	40		1500	mVrms
	V <sub>IN</sub> 4	AMIN	f <sub>IN</sub> 4, SNS = 0	40		1500	mVrms
	V <sub>IN</sub> 5-1	IFIN	f <sub>IN</sub> 5, IFS = 1	40		1500	mVrms
	V <sub>IN</sub> 5-2	IFIN	f <sub>IN</sub> 6, IFS = 0	70		1500	mVrms
Supported crystals	Xtal	XIN, XOUT	*	4.0		8.0	MHz

Note: \* Recommended crystal oscillator CI values: CI  $\leq$  120 $\Omega$  (For a 4.5 MHz crystal)

CI ≤ 70Ω (For a 7.2 MHz crystal)

<Sample Oscillator Circuit> Crystal oscillator: HC-49/U (manufactured by Kinseki, Ltd.), CL = 12 pF  $C1 = C2 = 15 \, pF$ 

The circuit constants for the crystal oscillator circuit depend on the crystal used, the printed circuit board pattern, and other items. Therefore we recommend consulting with the manufacturer of the crystal for evaluation and reliability.



# Electrical Characteristics for the Allowable Operating Ranges at Ta = -40 to +85°C, $V_{SS}$ = 0 V

Parameter	Symbol	Pins	Conditions	min	typ	max	Unit
	R[1	XIN			1.0		MΩ
Built-in feedback resistance	Rf2	FMIN			500		kΩ
Built-mileeoback resistance	Rí3	AMIN			500		kΩ
	R[4	IFIN			250		kΩ
Puilt in cull down register	Rpd1	FMIN			200		kΩ
Built-in pull-down resistor	Rpd2				200		kΩ
Hysteresis	V <sub>HIS</sub>	CE, CL, DI, 101, 102			0.1 V <sub>DD</sub>		V
Output high level voltage	V <sub>OH</sub> 1	PD	l <sub>O</sub> =-1 mA	V <sub>DD</sub> - 1.0			V
	V <sub>OL</sub> 1	PD	l <sub>O</sub> = 1 mA			1.0	V
			l <sub>O</sub> = 0.5 mA			0.5	V
	V <sub>OL</sub> 2	801	l <sub>O</sub> ≕ 1 mA			1.0	V
			1 <sub>0</sub> = 1 mA			0.2	V
Output low level voltage	V <sub>OL</sub> 3	DO	1 <sub>0</sub> = 5 mA			1.0	V
			1 <sub>0</sub> = 1 mA			0.2	V
	V <sub>OL</sub> 4	BO2 to BO4, 101, 102	l <sub>O</sub> = 5 mA			1.0	V
			1 <sub>0</sub> = 8 mA			1.6	V
	V <sub>OL</sub> 5	AOUT	l <sub>O</sub> = 1 mA, AlN = 1.3 V			0.5	V
	I <sub>IH</sub> 1	CE, CL, DI	V <sub>1</sub> = 6.5 V			5.0	V
	I <sub>IH</sub> 2	101, 102	V <sub>I</sub> = 13 V			5.0	μΑ
Input high level current	l <sub>pd</sub> 3	XIN	$V_{I} = V_{DD}$	2.0		11	μA
	I <sub>IH</sub> 4	FMIN, AMIN	$V_{I} = V_{DD}$	4.0		22	μA
	I <sub>IH</sub> 5	IFIN	$V_{I} = V_{DD}$	8.0		44	μA
	l <sub>IH</sub> 6	AIN	V <sub>I</sub> = 6.5 V			200	nA
	I1	CE, CL, DI	Vi=0V			5.0	μA
	I <sub>IL</sub> 2	101, 102	VI=0V			5.0	μA
	I <sub>IL</sub> 3	XIN	V <sub>1</sub> =0V	2.0		11	μA
Input low level current	I <sub>IL</sub> 4	FMIN, AMIN	V <sub>1</sub> = 0 V	4.0		22	μΑ
	1 <sub>IL</sub> 5	IFIN	V <sub>1</sub> = 0 V	8.0		44	μA
	116	AIN	V <sub>I</sub> = 0 V			200	nA
Output off leakage current	lOFF1	BO1 to BO4, AOUT, 101, 102	V <sub>O</sub> = 13 V			5.0	μΑ
Output on leakage content	I <sub>OFF</sub> 2	DO	V <sub>O</sub> = 6.5 V			5.0	μΑ
High level three-state off leakage current	IOFFH	PD	$V_{O} = V_{DD}$		0.01	200	nA
Low level three-state off leakage current	IOFFL	PD	V <sub>O</sub> = 0 V		0.01	200	nA
Input capacitance	C <sub>IN</sub>	FMIN	1		6		pF
· · · · · · · · · · · · · · · · · · ·	IDD1	V <sub>DO</sub>	Xtal = 7.2 MHz, $f_{IN}2 = 130$ MHz, $V_{IN}2 = 40$ mVrms		5	10	mA
Current drain	I <sub>DD</sub> 2	V <sub>DD</sub>	PLL block stopped (PLL INHIBIT), Xtal oscillator operating (Xtal = 7.2 MHz)		0.5		mA
	I <sub>DD</sub> 3	V <sub>DD</sub>	PLL block stopped Xtal oscillator stopped			10	μΑ

### **Pin Functions**

Symbol	Pin No. (MFP pin Nos. are in parentheses.)	Туре	Functions	Circuit configuration
XIN XOUT	1 (1) 22 (20)	Xtal OSC	Crystal resonator connection     (4.5/7.2 MHz)	A02598
FMIN	16 (14)	Local oscillator signal input	<ul> <li>FMIN is selected when the serial data input DVS bit is set to 1.</li> <li>The input frequency range is from 10 to 160 MHz.</li> <li>The input signal passes through the internal divide-by-two prescaler and is input to the swallow counter.</li> <li>The divisor can be in the range 272 to 65535. However, since the signal has passed through the divide-by-two prescaler, the actual divisor is twice the set value.</li> </ul>	A02598
AMIN	15 (13)	Local osciliator signal input	<ul> <li>AMIN is selected when the serial data input DVS bit is set to 0.</li> <li>When the serial data input SNS bit is set to 1: <ul> <li>The input frequency range is 2 to 40 MHz.</li> <li>The signal is directly input to the swallow counter.</li> <li>The divisor can be in the range 272 to 65535, and the divisor used will be the value set.</li> </ul> </li> <li>When the serial data input SNS bit is set to 0: <ul> <li>The input frequency range is 0.5 to 10 MHz.</li> <li>The signal is directly input to a 12-bit programmable divisor.</li> </ul> </li> <li>The divisor can be in the range 4 to 4095, and the divisor used will be the value set.</li> </ul>	A02599
CE	3 (2)	Chip enable	Set this pin high when inputting (DI) or outputting (DO) serial data.	L
CL	5 (4)	Clock	<ul> <li>Used as the synchronization clock when inputting (DI) or outputting (DO) serial data.</li> </ul>	A02500
DI	4 (3)	Data input	<ul> <li>Inputs serial data transferred from the controller to the LC72131.</li> </ul>	A02600
DO	6 (5)	Data output	<ul> <li>Outputs serial data transferred from the LC72131 to the controller.</li> <li>The content of the output data is determined by the serial data DOC0 to DOC2.</li> </ul>	
V <sub>DD</sub>	17 (15)	Power supply	<ul> <li>The LC72131 power supply pin (V<sub>DD</sub> = 4.5 to 5.5 V)</li> <li>The power on reset circuit operates when power is first applied.</li> </ul>	

Continued on next page.

### Continued from preceding page.

Symbol	Pin No. (MFP pin Nos, are in parentheses.)	Туре	Functions	Circuit configuration
V <sub>SS</sub>	21 (19)	Ground	The LC72131 ground	
BO1 BO2 BO3 BO4	7 (6) 8 (7) 9 (8) 10 (9)	Output port	<ul> <li>Dedicated output pins</li> <li>The output states are determined by BO1 to BO4 bits in the serial data.</li> <li>Data: 0 = open, 1 = low</li> <li>A time base signal (8 Hz) can be output from the BO1 pin. (When the serial data TBC bit is set to 1.)</li> <li>Care is required when using the BO1 pin, since it has a higher on impedance that the other output ports (pins BO2 to BO4).</li> <li>All output ports are set to the open state following a power on reset.</li> </ul>	
	11 (10) 13 (12)	I/O port	<ul> <li>I/O dual-use pins</li> <li>The direction (input or output) is determined by bits IOC1 and IOC2 in the serial data. Data: 0 = input port, 1 = output port</li> <li>When specified for use as input ports: The state of the input pin is transmitted to the controller over the DO pin. Input state: low = 0 data value high = 1 data value</li> <li>When specified for use as output ports: The output states are determined by the IO1 and IO2 bits in the serial data. Data: 0 = open, 1 = low</li> <li>These pins function as input pins following a power on reset.</li> </ul>	
PD	18 (16)	Charge pump output	<ul> <li>PLL charge pump output When the frequency generated by dividing the local oscillator frequency by N is higher than the reference frequency, a high level is output from the PD pin. Similarly, when that frequency is lower, a low level is output. The PD pin goes to the high impedance state when the frequencies match.</li> </ul>	
AIN AOUT	19 (17) 20 (18)	LPF amplifier transistor	The n-channel MOS transistor used for the PLL active low-pass filter.	A02504
IFIN	12 (11)	IF counter	<ul> <li>Accepts an input in the frequency range 0.4 to 12 MHz.</li> <li>The input signal is directly transmitted to the IF counter.</li> <li>The result is output starting the MSB of the IF counter using the DO pin.</li> <li>Four measurement periods are supported: 4, 8, 32, and 64 ms.</li> </ul>	

### Serial Data I/O Methods

The LC72131 inputs and outputs data using the Sanyo CCB (computer control bus) audio LSI serial bus format. This LSI adopts an 8-bit address format CCB.

	1/O mode				Ado	Iress				
	I/O mode	BO	B1	B2	B3	A0	A1	A2	A3	Function
1	IN1 (82)	0	0	0	1	0	1	0	0	<ul> <li>Control data input mode (serial data input)</li> <li>24 data bits are input.</li> <li>See the "DI Control Data (serial data input) Structure" item for details on the meaning of the input data.</li> </ul>
2	IN2 (92)	1	0	0	1	0	1	0	0	<ul> <li>Control data input mode (serial data input)</li> <li>24 data bits are input.</li> <li>See the "DI Control Data (serial data input) Structure" item for details on the meaning of the input data.</li> </ul>
3	OUT (A2)	0	1	0	1	0	1	0	0	Data output mode (serial data output) • The number of bits output is equal to the number of clock cycles. • See the "DO Output Data (serial data output) Structure" item for details on the meaning of the output data.
		L: Norm	nal high							VO mode determined

- 1. DI Control Data (Serial Data Input) Structure
  - IN1 Mode



• IN2 Mode



### 2. DI Control Data Functions

No.	Control block/data		Related data						
	Programmable divider data	Data that	sets the d	ivisor of th	e programmable o	divider.		·   · · · · · · · · · · · · · · · · · ·	
	P0 to P15		A binary value in which P15 is the MSB. The LSB changes depending on DVS and SNS. (*: don't care)						
		DVS	SNS	LSB	Divisor setting	(N)	Actual divisor	[	
		1	*	P0	272 to 65535	; .	Twice the value of the setting	1	
		0	1	P0	272 to 65535	; .	The value of the setting		
		0	0	P4	4 to 4095	; -	The value of the setting	1	
(1)		Note: P0	to P3 are	ignored w	hen P4 is the LSB				
	DVS, SNS				MIN or FMIN) for t don't care)	he progr	ammable divider, switches		
		DVS	SNS	Input	pin	Inp	ut frequency range		
		1	*	FM	N		10 to 160 MHz		
		0	1	AM	N		2 to 40 MHz		
		0	0	AM	N		0.5 to 10 MHz	1	
		Note: Se	e the "Prog	grammable	e Divider Structure	" item for	r more information.		
	Reference divider data	<ul> <li>Reference</li> </ul>	e frequenc	y (fref) sel	ection data.				
	R0 to R3	R3	R2	R1	R0	Refe	rence frequency (kHz)	]	
			0	0	0		100		
		0	0	1	0		50 25		
		0	0	1	1		25		
		0	1	0	0		12.5 6.25		
		ŏ	1	1	0		3.125		
		0	1	1	1		3.125		
		1	0	0	0		10		
			0	0	1		9 5		
(2)		1	ŏ	1	1		1		
		1	1	0	0		3		
		1	1	0	1		15		
		1	1	1	0	PLL IN	HIBIT + Xtal OSC STOP		
			1	1	1				
		AMIN	programma		set to the pull-dow		lock are stopped, the FMIN, ground), and the charge pump		
	xs	<ul> <li>Crystal re XS = 0: 4.</li> </ul>	sonator se	•					
		XS = 0: 4. XS = 1: 7.							
					ected after the pow	er-on re	set.		
	IF counter control data	• IF counter			data				
	CTE	CTE = 1: CTE = 0:							
	GT0, GT1	Determine	es the IF c	ounter me	asurement period.			IFS	
3)		GT1	GT0	Mea	surement time (ms	s)	Wait time (ms)		
-,		0	0		4		3 to 4		
		0	1		8		3 to 4		
!		1	0		32		7 to 8		
		1	1		64	<u>_</u>	7 to 8		
					ucture" item for mo		··· <u> </u>		
(4)	I/O port specification data IOC1, IOC2				ihe bidirectional pir out mode	ns IO1 ai	10 102.		
		Data: 0 = input mode, 1 = output mode • Data that determines the output from the BO1 to BO4, IO1 and IO2 output ports							
(5)	Output port data BO1 to BO4, IO1, IO2	<ul> <li>Data that</li> <li>Data: 0 =</li> </ul>			ut from the BO1 to	BO4, IO	1 and IO2 output ports	1001	

Continued on next page.

#### Continued from preceding page.

No.	Control block/data				Functions		Related data
	DO pin control data	Data that	determine	s the DO	pin output		
	DOC0, DOC1, DOC2	DOC2	DOC1	DOCO		DO pin state	
		0	0	0	Open		
		0	0	1	Low when the unlock	state is detected	
		0	1	0	end-UC*1 Open		
			0	0	Open		
		1	0	1	The IO1 pin state*2		
			1 1	0	The IO2 pin state*2 Open		
				L	·	······	
					er the power-on reset. F counter measurement	completion	
					({		ULO, UL1, CTE,
(6)		DO p	nu 			<b>₩{</b> { <b>{</b>	IOC1, IOC2
			<b>.</b>	ount start	@ <b>0</b>	ount end ③ CE: High	
			Ū Ū	ount stan		A02608	
		ĺ	-			s started (i.e., when CTE is changed	
						ally goes to the open state. letes, the DO pin goes low to indicate	
	·		the me	easuremei	nt completion state.		
						the DO pin goes to the open state. fied to be an output port.	
						od (an IN1 or IN2 mode period with CE	
						ne DO control data (DOC0 to DOC2). an OUT mode period with CE high)	
		wi	ili output ti	he conteni	s of the internal DO seri	al data in synchronization with the	
	19		· · ·			O control data (DOC0 to DOC2).	
	Unlock detection data				detection width for check e specified detection wid	th is seen as an unlocked state.	
		UL1	ULO	ø	E detection width	Detector output	
		0	0	Stopped		Open	DOCO,
(7)		0	1	0		øE is output directly	DOC1, DOC2
			0	±0.55 µs		øE is extended by 1 to 2 ms	0002
			1	±1.11 μs		ØE is extended by 1 to 2 ms	
			ne uniock comes zer		ie DO pin goes low and	the UL bit in the serial data	
	Phase comparator	Controls t	he phase	comparat	or dead zone.		
	control data DZ0, DZ1	DZ1	DZ0	Ϊ	Dead ze	one mode	
		0	0	DZA			
(8)		0	1	DZB			
			0	DZC			
			1	DZD			
		Dead zon	e widths:	DZA < DZ	B < DZC < DZD		
(9)	Clock time base				h 8 Hz, 40% duty clock ti is invalid in this mode.)	ime base signal to be output	BO1
	TBC Charge pump control data				ump output.		
	DLC		LC	1		ump output	
			0	Normal	operation		
(10)			1	Forced	· · · · · · · · · · · · · · · · · · ·	· · · ·	
		Note: If d	eadlock o	ccurs due	to the VCO control voltaged by dlock can be cleared by	ge (Vtune) going to zero and the VCO forcing the charge pump output to	
		low	and setti	ng Vtune I	to $V_{CC}$ . (This is the dead	llock clearing circuit.)	

Continued on next page.

### Continued from preceding page.

No.	Control block/data	Functions	Related data
(11)	IF counter control data IFS	<ul> <li>This data must be set 1 in normal mode.</li> <li>Though if this value is set to zero, the system enters input sensitivity degradation mode, and the sensitivity is reduced to 10 to 30 mVrms.</li> <li>* See the "IF Counter Operation" item for details.</li> </ul>	
(12)	LSI test data TEST 0 to TEST3	LSI test data     TEST0     TEST1     These values must all be set to 0.     TEST2     These test data are set to 0 automatically after the power-on reset.	
(13)	DNC	Don't care. This data must be set to 0.	

## 3. DO Output Data (Serial Data Output)

### • OUT Mode





No.	Control block/data	Functions	Related data
(1)	I/O port data I2, I1	<ul> <li>Latched from the pin states of the IOT and IO2 I/O ports.</li> <li>These values follow the pin states regardless of the input or output setting.</li> <li>Bits I2, I1 reflect the data latched into each input port when the device changes to OUT Mode.</li> <li>I1 ← IO1 pin state ) High: 1</li> <li>I2 ← IO2 pin state ) Low: 0</li> </ul>	IOC1, IOC2
(2)	PLL unlock data UL	<ul> <li>Latched from the state of the unlock detection circuit.</li> <li>UL ← 0: Unlocked</li> <li>UL ← 1: Locked or detection stopped mode</li> </ul>	ULO, UL1
(3)	IF counter binary data C19 to C0	<ul> <li>Latched from the value of the IF counter (20-bit binary counter).</li> <li>C19 ← MSB of the binary counter</li> <li>C0 ← LSB of the binary counter</li> </ul>	CTE, GT0, GT1

## 4. DO Output Data

## 5. Serial Data Input (IN1/IN2) $t_{SU}$ , $t_{HD}$ , $t_{EL}$ , $t_{ES}$ , $t_{EH} \ge 0.75 \ \mu s$ , $t_{LC} \le 0.75 \ \mu s$





6. Serial Data Output (OUT)  $t_{SU}$ ,  $t_{HD}$ ,  $t_{EL}$ ,  $t_{ES}$ ,  $t_{EH} \ge 0.75 \ \mu$ s,  $t_{DC}$ ,  $t_{DH} \le 0.35 \ \mu$ s



Note: Since the DO pin Is an n-channel open-drain pln, the time for the data to change (t<sub>DC</sub> and t<sub>DH</sub>) will differ depending on the value of the pull-up resistor and printed circuit board capacitance.

402613

### 7. Serial Data Timing







When stopped with CL high

Parameter	Symbol	Pins	Conditions	min	typ	max	Unit
Data setup time	Isu	DI, CL		0.75			μs
Data hold time	thd	DI, CL		0.75			μs
Clock low-level time	L.	CL		0.75			μs
Clock high-level time	ţсн	CL		0.75			μs
CE wait time	L.	CE, CL		0.75			μs
CE setup time	tes	CE, CL		0.75			μs
CE hold time	t <sub>EH</sub>	CE, CL		0.75			μs
Data latch change time	կշ					0.75	μs
	tDC	DO, CL	Differs depending on the value of the pull-up resistor			0.35	μs
Data output time	tон	DO, CE	and the printed circuit board capacitances.			0.00	, m

### **Programmable Divider Structure**



	DVS	SNS	Input pin	Set divisor	Actual divisor: N	Input frequency range (MHz)
A	1	*	FMIN	272 to 65535	Twice the set value	10 to 160
B	0		AMIN	272 to 65535	The set value	2 to 40
<u> </u>			AMIN	4 to 4095	The set value	0.5 to 10

Note: \* Don'l care.

- 1. Programmable Divider Calculation Examples
  - FM, 50 kHz steps (DVS = 1, SNS = \*, FMIN selected)
    FM RF = 90.0 MHz (IF = +10.7 MHz)
    FM VCO = 100.7 MHz
    PLL fref = 25 kHz (R0 to R1 = 1, R2 to R3 = 0)

100.7 MHz (FM VCO) + 25 kHz (fref) + 2 (FMIN: divide-by-two prescaler) =  $2014 \rightarrow 07DE$  (HEX)

_					_	<u> </u>		_	<u>.</u>			_	_5		_								
Ío	1	1	1	1	0	1	1	1	1	1	0	0	0	0	0	*	1			1	1	0	0
a	ĩ	P2	Ed	P4	5	90	à	84	6 d	P10	11d	214	P13	P14	P15	SNB	DVS	CTE	xs	в	H1	82	Е Н

ADEG 17

 SW, 5 kHz steps (DVS = 0, SNS = 1, AMIN high-speed side selected) SW RF = 21.75 MHz (IF = +450 kHz) SW VCO = 22.20 MHz PLL fref = 5 kHz (R0 = R2 = 0, R1 = R3 = 1)

22.2 MHz (SW VCO) + 5 kHz (fref) =  $4440 \rightarrow 1158$  (HEX)

	_		_	_		ž	_	, —	_	L	_	_		Ľ.,									
0	0	0	1	1	0	1	0	1	0	0	0	1	0	0	0	1	0			0	1	0	1
od	F	Р2	P3	P4	ц ц	96	Р7	80	5	P10	P11	P12	613	P14	513	SNS	DVS	CTE	xs	0 <sup>H</sup>	19	Н2	е В

A02518

MW, 10 kHz steps (DVS = 0, SNS = 0, AMIN low-speed side selected) MW RF = 1000 kHz (IF = +450 kHz) MW VCO = 1450 kHz
PLL fref = 10 kHz (R0 to R2 = 0, R3 = 1) 1450 kHz (MW VCO) ÷ 10 kHz (fref) = 145 → 091 (HEX)

		•		<u> </u>	ئ_	<u>ب</u>	_	_	<u>ئے</u>	_	_			<u> </u>	_					_			
*	*	*	*	1	0	0	D	1	0	0	1	0	0	٥	0	٥	٥			٥	0	0	1
04	P1	P2	E d	P.4	ц С	94	P7	Bd	В. 4	P10	P11	P12	Eld	P14	P15	SNS	OVS	CTE	XS	ы О	81	я2	EA

### **IF Counter Structure**

The LC72131 IF counter is a 20-bit binary counter. The result, i.e., the counter's msb, can be read serially from the DO pin.



GT1	GTO	Measuremer	it time
GII		Measurement period (GT) (ms)	Wait time (twu) (ms)
0	0	4	3 to 4
0	1	8	3 to 4
1	0	32	7 to 8
1	1	64	7 to 8

The IF frequency (Fc) is measured by determining how many pulses were input to an IF counter in a specified measurement period, GT.

$$Fc = \frac{C}{GT}$$

C: Count value (number of pulses)

1. IF Counter Frequency Calculation Examples

 $(C = Fc \times GT)$ 

• When the measurement period (GT) is 32 ms, the count (C) is 53980 hexadecimal (342400 decimal): IF frequency (Fc) = 342400 + 32 ms = 10.7 MHz

			_		<u>.</u>	_		_		_	_	_	_	_	_	_	Ľ	_	_	_	<u>`</u>	_	
			Ó	1	0	1	0	0	1	1	1	0	0	1	1	0	0	0	٥	0	0	0	
IZ	11	Ч	C19	C18	C17	C16	C15	C14	C13	C12	C11	C10	6 D	8	C 7	90	50	6	C3	S	c1	ŝ	
																						AQ.	695

• When the measurement period (GT) is 8 ms, the count (C) is E10 hexadecimal (3600 decimal): IF frequency (Fc) = 3600 + 8 ms = 450 kHz

				_	_9	۲		_	_	<u> </u>	_	_		<u> </u>		_	_	<u> </u>	_			2	
		·		0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	1	٥	0	٥	٥
2 I	FI		ηL	C19	C18	C17	C16	C15	C14	C13	C12	C11	C10	60	83	C7	C.B	50	5	ED	C2 C2	10	00

A02022



Before starting the IF count, the IF counter must be reset in advance by setting CTE in the serial data to 0.

The IF count is started by changing the CTE bit in the serial data from 0 to 1. The serial data is latched by the LC72131 when the CE pin is dropped from high to low. The IF signal must be supplied to the IFIN pin in the period between the point the CE pin goes low and the end of the wait time at the latest. Next, the value of the IF counter at the end of the measurement period must be read out during the period that CTE is 1. This is because the IF counter is reset when CTE is set to 0.

Note: When operating the IF counter, the control microprocessor must first check the state of the IF-IC SD (station detect) signal and only after determining that the SD signal is present turn on IF buffer output and execute an IF count operation. Autosearch techniques that use only the IF counter are not recommended, since it is possible for IF buffer leakage output to cause incorrect stops at points where there is no station.

100-

#### IFIN minimum input sensitivity standard

			1 (MHZ
IFS	0.4 ≤ f < 0.5	0.5 ≤ í < 8	8≤1≤12
1: Normal mode	40 mVrms (0.1 to 3 mVrms)	40 mVrms	40 mVrms (1 to 10 mVrms)
0: Degradation mode	70 mVrms (10 to 15 mVrms)	70 mVrms	70 mVrms (30 to 40 mVrms)

Note: Values in parentheses are actual performance values presented as reference data.

### **Unlock Detection Timing**

1. Unlock Detection Determination Timing

Unlocked state detection is performed in the reference frequency (fref) period (interval). Therefore, in principle, unlock determination requires a time longer than the period of the reference frequency. However, immediately after changing the divisor N (frequency) unlock detection must be performed after waiting at least two periods of the reference frequency.



Figure 1 Unlocked State Detection Timing

For example, if fref is 1 kHz, i.e., the period is 1 ms, after changing the divisor N, the system must wait at least 2 ms before checking for the unlocked state.





### 2. Unlock Detection Software





#### 3. Unlocked State Data Output Using Serial Data Output

In the LC72131, once an unlocked state occurs, the unlocked state serial data (UL) will not be reset until a data input (or output) operation is performed. At the data output ① point in Figure 3, although the VCO frequency has stabilized (locked), since no data output has been performed since the divisor N was changed the unlocked state data remains in the unlocked state. As a result, even though the frequency has stabilized (locked), the system remains (from the standpoint of the data) in the unlocked state.

Therefore, the unlocked state data acquired at data output (1), which occurs immediately after the divisor N was changed, should be treated as a dummy data output and ignored. The second data output (data output (2)) and following outputs are valid data.



4. Directly Outputting Unlocked State Data from the DO Pin (Set by the DO pin control data)

Since the locking state (high = locked, low = unlocked) is output directly from the DO pin, the dummy data processing described in section 3 above is not required. After changing the divisor N, the locking state can be checked after waiting at least two reference frequency periods.

### **Clock Time Base Usage Notes**

The pull-up resistor used on the clock time base output pin ( $\overline{BO1}$ ) should be at least 100 k $\Omega$ . This is to prevent degrading the VCO C/N characteristics when a loop filter is formed using the built-in low-pass filter transistor. Since the clock time base output pin and the low-pass filter have a common ground internal to the IC, it is necessary to minimize the time base output pin current fluctuations and to suppress their influence on the low-pass filter. Also, to prevent chattering we recommend using a Schmitt input at the controller (microprocessor) that receives this signal.



#### Other Items

DZ1	DZ0	Dead zone mode	Charge pump	Dead zone
0	0	DZA	ON/ON	0 s
0	1	DZB	ON/ON	0 s
1	0	DZC	OFF/OFF	+0 s
1	1	DZD	OFF/OFF	+ +0 s

1. Notes on the Phase Comparator Dead Zone

Since correction pulses are output from the charge pump even if the PLL is locked when the charge pump is in the ON/ON state, the loop can easily become unstable. This point requires special care when designing application circuits.

The following problems may occur in the ON/ON state.

- Side band generation due to reference frequency leakage
- · Side band generation due to both the correction pulse envelope and low frequency leakage

Schemes in which a dead zone is present (OFF/OFF) have good loop stability, but have the problem that acquiring a high C/N ratio can be difficult. On the other hand, although it is easy to acquire a high C/N ratio with schemes in which there is no dead zone, it is difficult to achieve high loop stability. Therefore, it can be effective to select DZA or DZB, which have no dead zone, in applications which require an FM S/N ratio in excess of 90 to 100 dB, or in which an increased AM stereo pilot margin is desired. On the other hand, we recommend selecting DZC or DZD, which provide a dead zone, for applications which do not require such a high FM signal-to-noise ratio and in which either AM stereo is not used or an adequate AM stereo pilot margin can be achieved.

### Dead Zone

The phase comparator compares fp to a reference frequency (fr) as shown in Figure 4. Although the characteristics of this circuit (see Figure 5) are such that the output voltage is proportional to the phase difference  $\emptyset$  (line A), a region (the dead zone) in which it is not possible to compare small phase differences occurs in actual ICs due to internal circuit delays and other factors (line B). A dead zone as small as possible is desirable for products that must provide a high S/N ratio.

However, since a larger dead zone makes this circuit easier to use, a larger dead zone is appropriate for popularlypriced products. This is because it is possible for RF signals to leak from the mixer to the VCO and modulate the VCO in popularly-priced products in the presence of strong RF inputs. When the dead zone is narrow, the circuit outputs correction pulses and this output can further modulate the VCO and generate beat frequencies with the RF signal.



2. Notes on the FMIN, AMIN, and IFIN Pins

Coupling capacitors must be placed as close as possible to their respective pin. A capacitance of about 100 pF is desirable. In particular, if a capacitance of 1000 pF or over is used for the IF pin, the time to reach the bias level will increase and incorrect counting may occur due to the relationship with the wait time.

3. Notes on IF Counting  $\rightarrow$  SD must be used in conjunction with the IF counting time

When using IF counting, always implement IF counting by having the microprocessor determine the presence of the IF-IC SD (station detect) signal and turn on the IF counter buffer only if the SD signal is present. Schemes in which auto-searches are performed with only IF counting are not recommended, since they can stop at points where there is no signal due to leakage output from the IF counter buffer.

4. DO Pin Usage Techniques

In addition to data output mode times, the DO pin can also be used to check for IF counter count completion and for unlock detection output. Also, an input pin state can be output unchanged through the DO pin and input to the controller.

5. Power Supply Pins

A capacitor of at least 2000 pF must be inserted between the power supply  $V_{DD}$  and  $V_{SS}$  pins for noise exclusion. This capacitor must be placed as close as possible to the  $V_{DD}$  and  $V_{SS}$  pins.

### Pin States After the Power ON Reset



Application System Example (Package: MFP20)

A02628



- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
   Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
  - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of June, 1996. Specifications and information herein are subject to change without notice.