

## Power Amplifier for PHS

### Description

The CXG1030N is a power amplifier for PHS. This IC is designed using the Sony's GaAs J-FET process and operates at a single power supply.


### Features

- Output power 21 dBm
- Positive power supply 3.0 V
- Low current consumption 170 mA
- High power gain 39 dB Typ.
- Small mold package 16-pin SSOP

### Structure

GaAs J-FET MMIC

16 pin SSOP (Plastic)



### Absolute Maximum Ratings (Ta=25 °C)

• Supply voltage	V <sub>DD</sub>	6	V
• Voltage between gate and source	V <sub>GS0</sub>	1.5	V
• Drain current	I <sub>DD</sub>	500	mA
• Power dissipation	P <sub>D</sub>	3	W
• Channel temperature	T <sub>ch</sub>	175	°C
• Operating temperature	T <sub>op</sub>	-35 to +85	°C
• Storage temperature	T <sub>stg</sub>	-65 to +150	°C

### Electrical Characteristics




V<sub>DD</sub>=3.0 V, V<sub>CTL</sub>=2.0 V, f=1.90 GHz

(Ta=25 °C)


Item	Symbol	Min.	Typ.	Max.	Unit
*1 Current consumption	I <sub>DD</sub>		170		mA
*1 Gate voltage adjustment value	V <sub>GG2</sub>	0	0.4	0.8	V
Output power	P <sub>OUT</sub>	21			dBm
*2 Power gain	G <sub>P</sub>	36	39		dB
*2 Adjacent channel leak power ratio (600 kHz ±100 kHz)	ACPR600		-59	-54	dBc

\*1 Values where V<sub>GG1</sub> and V<sub>GG2</sub> are adjusted so that I<sub>DD</sub> becomes 170 mA when 21.0 dBm is output.


\*2 When 21.0 dBm is output.

**Block Diagram****Pin Configuration****Gate Bias Circuit****Recommended Current Adjustment Method**


## (1) VGG2/PIN separate adjustment





## (2) Simple adjustment






### Recommended Evaluation Circuit




### Recommended Gate Bias Circuit and Circuit Characteristics



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

Example of Representative Characteristics ( $T_a=25\text{ }^{\circ}\text{C}$ )

**Package Outline** Unit : mm

NOTE: Dimension "\*" does not include mold protrusion.

: PALLADIUM PLATING  
This product uses PdPPF  
(Palladium Pre-Plated Lead Frame).

**PACKAGE STRUCTURE**

SONY CODE	SSOP-16P-L01
EIAJ CODE	SSOP016-P-0044
JEDEC CODE	_____

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER / PALLADIUM PLATING
LEAD MATERIAL	COPPER / 42 ALLOY
PACKAGE WEIGHT	0.1g