# 8-bit 40MSPS YC 2-channel D/A Converter

### **Description**


The CXD1177Q is an 8-bit high-speed D/A converter for video band use. It has an input/output equivalent to 2 channels of Y and C. It is suitable for use of digital TV, graphic display, and others.

#### **Features**

- Resolution 8-bit
- Maximum conversion speed 40MSPS
- YC 2-channel input/output
- Differential linearity error ±0.3LSB
- Low power consumption 160mW (200Ω load at 2Vp-p output)
- Single 5V power supply
- · Low glitch noise

### **Recommended Operating Conditions**

<ul> <li>Supply voltage</li> </ul>	AVDD, AVSS	4.75 to 5.25	V
	DVDD, DVss	4.75 to 5.25	V
• Reference input	voltage VREF	2.0	V
<ul> <li>Clock pulse width</li> </ul>	າ Tpw₁	12.5 (Min.)	ns
	Tpw <sub>0</sub>	12.5 (Min.)	ns
<ul> <li>Operating tempe</li> </ul>	rature Topr	-20 to +75	°C




#### **Structure**

Silicon gate CMOS IC


### **Absolute Maximum Ratings** (Ta = 25°C)

<ul> <li>Supply voltage</li> </ul>	$V_{DD}$	7	V
<ul> <li>Input voltage</li> </ul>	VIN	V <sub>DD</sub> to V <sub>SS</sub>	V
<ul> <li>Output current (Every</li> </ul>	each ch	nannel)	
	lout	0 to 15	mΑ
• Storage temperature	Tstg	-55 to +150	°C



Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

# **Pin Configuration**



# Pin Description and I/O Pins Equivalent Circuit

Pin No.	Symbol	Equivalent circuit	Description
1 to 8	Y0 to Y7	1 to DVDD	Digital input
9 to 16	C0 to C7	16 DVss	Digital ilipat
17	BLK	DVDD W DVss	Blanking pin. No signal at "H" (Output 0V). Output condition at "L".
22	VB	DVDD O DVD O DVDD O DVD O DVD O DVDD O DVDD O DVDD	Connect a capacitor of about 0.1µF.

Pin No.	Symbol	Equivalent circuit	Description
19	YCK	DVDD	Clock pin.
20	ССК	19 20 DVss	Moreover all input pins are TTL-CMOS compatible.
21	DVss		Digital GND
23	AVss		Analog GND
18	CE	DVDD W DVss	Chip enable pin. No signal (Output 0V) at "H" and minimizes power consumption.
24	IREF	AVDD O AVDD	Connect a resistance 16 times "16R" that of output resistance value "R".
25	VREF	AVDD AVSS AVDD AVDD AVSS 30	Set full scale output value.
30	VG	AVss	Connect a capacitor of about 0.1μF.
31	AVDD		Analog VDD

Pin No.	Symbol	Equivalent circuit	Description
27	СО	AVDD	Current output pin. Voltage output can be obtained by connecting a
29	YO	27 29 AVss	resistance.
26	CO	AVDD O	Inverted current output pin.
28	YO	AVss AVss	Normally dropped to analog GND.
32	DVDD		Digital VDD

## **Electrical Characteristics**


(fclk = 40MHz, Vdd = 5V, Rout = 200 $\Omega$ , Vref = 2.0V, Ta = 25°C)

Ite	m	Symbol	Measurement conditions	Min.	Тур.	Max.	Unit
Resolution		n			8		bit
Maximum conv	version speed	fmax				40	MSPS
Minimum conv	ersion speed	fmin		0.5			MHz
Linearity erro	r	EL		-2.5		2.5	LSB
Differential lin	earity error	ED		-0.3		0.3	LSB
Full-scale out	put voltage	VFS		1.9	2.0	2.2	V
Full-scale out	put ratio *1	Fsr		0	1.5	3	%
Full-scale out	put current	IFS			10	15	mA
Offset output	voltage	Vos				1	mV
Power supply	current	IDD	14.3MHz at COLOR BAR DATA input			32	mA
Digital input	High level	Іін				5	μA
current	Low level	lıL		<b>-</b> 5			μA
Setup time		ts		5			ns
Hold time		tн		10			ns
Propagation of	delay time	tpD			10		ns
Glitch energy		GE	Rout = $75\Omega$		30		pV-s
Crosstalk		СТ	1MHz Sin WAVE output		57		dB

\*1 Full-scale output ratio = 
$$\left| \frac{\text{Full-scale voltage of channel}}{\text{Average of the full-scale voltage of the channels}} - 1 \right| \times 100 \text{ (\%)}$$


## **Description of Operation**

## **Timing Chart**




I/O Chart (When full scale output voltage at 2.00V)

Input code	Output voltage
MSB LSB	
11111111	2.0V
1000000	1.0V
00000000	0V




Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.


### **Maximum Conversion Velocity Test Circuit**




## Setup Hold Time Glitch Energy Test Circuit




#### **Crosstalk Test Circuit**



### **DC Characteristics Test Circuit**



## **Propagation Delay Time Test Circuit**



#### **Notes on Operation**

#### · How to select the output resistance

The CXD1177Q is a D/A converter of the current output type. To obtain the output voltage connect the resistance to IO pin (Y0, C0). For specifications we have;

Output full scale voltage VFS = less than 2.0 [V]

Output full scale current | IFS = less than 15 [mA]

Calculate the output resistance value from the relation of  $V_{FS} = I_{FS} \times R$ . Also, 16 times resistance of the output resistance is connected to reference current pin  $I_{REF}$ . In some cases, however, this turns out to be a value that does not actually exist. In such a case a value close to it can be used as a substitute. Here please note that  $V_{FS}$  becomes  $V_{FS} = V_{REF} \times 16R/R'$ . R is the resistance connected to IO while R' is connected to  $I_{REF}$ . Increasing the resistance value can curb power consumption. On the other hand glitch energy and data settling time will inversely increase. Set the most suitable value according to the desired application.

### • Phase relation between data and clock


To obtain the expected performance as a D/A converter, it is necessary to set properly the phase relation between data and clock applied from the exterior. Be sure to satisfy the provisions of the setup time (ts) and hold time (th) as stipulated in the Electrical Characteristics.

#### • VDD, VSS


To reduce noise effects separate analog and digital systems in the device periphery. For  $V_{DD}$  pins, both digital and analog, bypass respective GNDs by using a ceramic capacitor of about  $0.1\mu F$ , as close as possible to the pin.

## **Example of Representative Characteristics**


### Output full scale voltage vs. Reference voltage




Giitch energy vs. Output resistance



Output full scale voltage vs. Ambient temperature





Crosstalk vs. Output frequency



## Package Outline Unit: mm

## 32PIN QFP (PLASTIC)





SONY CODE	QFP-32P-L01
EIAJ CODE	*QFP032-P-0707-A
JEDEC CODE	

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE WEIGHT	0.2g