# 8-bit 40MSPS High Speed D/A Converter


# **Description**

The CXD1171M is a 8-bit 40MHz high speed D/A converter. The adoption of a current output system reduces power consumption to 80mW (200 $\Omega$  load at 2Vp-p output).

This IC is suitable for digital TV and graphic display applications.

#### **Features**

- Resolution 8-bit
- Max. conversion speed 40MSPS
- Non linearity error within ±0.25LSB
- · Low glitch noise
- TTL CMOS compatible input
- +5V single power supply
- Low power consumption 80mW (200Ω load at 2Vp-p output)




#### **Structure**

Silicon gate CMOS IC

#### **Function**

8-bit 40MHz D/A converter

### **Block Diagram and Pin Configuration**



Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

# **Absolute Maximum Ratings** (Ta = 25°C)

• Reference input voltage

| <ul> <li>Supply voltage</li> </ul>      | Vdd                     | 7                      | V  |
|---|-------------------------|------------------------|----|
| <ul> <li>Input voltage</li> </ul>       | Vin                     | V <sub>DD</sub> to Vss | V  |
| <ul> <li>Output current</li> </ul>      | louт                    | 15                     | mA |
| <ul> <li>Storage temperature</li> </ul> | Tstg                    | -55 to +150            | °C |
|   |                         |                        |    |
| Recommended Operatir                    | ng Conditions           |                        |    |
| <ul> <li>Supply voltage</li> </ul>      | AVDD, AVSS              | 4.75 to 5.25           | V  |
|   | DV <sub>DD</sub> , DVss | 4.75 to 5.25           | V  |
|   |                         |                        |    |

• Clock pulse width Tpw1 12.5 (Min) ns Tpw0 12.5 (Min) ns

2.0

٧

 $V_{\mathsf{REF}}$ 

• Operating temperature Topr –20 to +75 °C

# Pin Description and I/O Pins Equivalent Circuit

| No.    | Symbol   | Equivalent circuit       | Description   |
|--------|----------|--------------------------|---|
| 1 to 8 | D0 to D7 | 1 DVDD to DVss           | Digital input   |
| 9      | BLK      | 9 DVss                   | Blanking pin No signal at "H" (Output 0V) Output condition at "L" |
| 11     | VB       | DVDD DVDD DVDD DVDD DVSS | Connect a capacitor of about 0.1µF                                |
| 12     | CLK      | DVss DVss                | Clock pin<br>Moreover all input pins are TTL-CMOS<br>compatible   |
| 10, 13 | DVss     |                          | Digital GND   |
| 14     | AVss     |                          | Analog GND  |


| No.        | Symbol | Equivalent circuit | Description  |
|------------|--------|--------------------|--|
| 15         | IREF   | AVDD Q AVDD        | Connect a resistance 16 times "16R" that of output resistance value "R"      |
| 16         | VREF   | AVDD AVDD AVDD     | Set full scale output value  |
| 17         | VG     | AVss O 17 AVss     | Connect a capacitor of about 0.1µF   |
| 18, 19, 22 | AVDD   |                    | Analog VDD   |
| 20         | Ю      | AVDD O             | Current output pin Voltage output can be obtained by connecting a resistance |
| 21         | ĪŌ     | AVDD O             | Inverted current output pin Normally dropped to analog GND                   |
| 23, 24     | DVdd   |                    | Digital V <sub>DD</sub>  |

# **Eleoctrical Characteristics**


(fclk = 40MHz, Vdd = 5V, Rout = 200 $\Omega$ , Vref = 2.0V, Ta = 25°C)

| Item               | 1            | Symbol      | Measurement conditions           | Min.       | Тур. | Max. | Unit |
|--------------------|--------------|-------------|----------------------------------|------------|------|------|------|
| Resolution         |              | n           |                                  |            | 8    |      | bit  |
| Maximum conve      | ersion speed | fmax        |                                  |            |      | 40   | MSPS |
| Minimum conve      | rsion speed  | fmin        |                                  | 0.5        |      |      | MHz  |
| Linearity error    |              | EL          |                                  | -0.5       |      | 1.3  | LSB  |
| Differential linea | ar error     | ED          |                                  | -0.25      |      | 0.25 | LSB  |
| Full scale outpu   | t voltage    | VFS         |                                  | 1.9        | 2.0  | 2.1  | V    |
| Full scale outpu   | t current    | IFS         |                                  |            | 10   | 15   | mA   |
| Offset output vo   | ltage        | Vos         |                                  |            |      | 1    | mV   |
| Power supply c     | urrent       | IDD         | 14.3MHz, at COLOR BAR DATA input | 13         | 14.5 | 16   | mA   |
| Digital            | High level   | Іін         |                                  |            |      | 5    | μA   |
| input current      | Low level    | I∟          |                                  | <b>-</b> 5 |      |      | μA   |
| Setup time         | •            | <b>t</b> s  |                                  | 5          |      |      | ns   |
| Hold time          |              | tн          |                                  | 10         |      |      | ns   |
| Propagation del    | lay time     | <b>t</b> PD |                                  |            | 10   |      | ns   |
| Glitch energy      |              | GE          | Rouτ = <b>75</b> Ω               |            | 30   |      | pV-s |


### Maximum conversion speed test circuit




### DC characteristics test circuit



### Propagation delay time test circuit




### Setup hold time and glitch energy test circuit




### Operation

# **Timing Chart**



# **Application Circuit**



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

# I/O Chart (when full scale output voltage at 2.00V)

| Input code | Output voltage |
|------------|----------------|
| MSB LSB    |                |
| 11111111   | 2.0V           |
| :          |                |
| 10000000   | 1.0V           |
| :          | 0)/            |
| 00000000   | υν             |

#### **Notes on Operation**

### · How to select the output resistance

The CXD1171M is a D/A converter of the current output type. To obtain the output voltage connect the resistance to IO pin. For specifications we have:

Output full scale voltage VFS = less than 2.0 [V]

Calculate the output resistance value from the relation of VFS = IFS  $\times$  R. Also, 16 times resistance of the output resistance is connected to reference current pin IREF. In some cases, however, this turns out to be a value that does not actually exist. In such a case a value close to it can be used as a substitute. Here please note that VFS becomes VFS = VREF  $\times$  16R/R'. R is the resistance connected to IO while R' is connected to IREF. Increasing the resistance value can curb power consumption. On the other hand glitch energy and data settling time will inversely increase. Set the most suitable value according to the desired application.

#### Phase relation between data and clock

To obtain the expected performance as a D/A converter, it is necessary to set properly the phase relation between data and clock applied from the exterior. Be sure to satisfy the provisions of the setup time (ts) and hold time (th) as stipulated in the Electrical Characteristics.


#### • VDD, VSS

To reduce noise effects separate analog and digital systems in the device periphery. For V<sub>DD</sub> pins, both digital and analog, bypass respective GNDs by using a ceramic capacitor of about 0.1μF, as close as possible to the pin.


#### Latch up

AVDD and DVDD have to be common at the PCB power supply source. This is to prevent latch up due to voltage difference between AVDD and DVDD pins when power supply is turned ON.


# Output full scale voltage vs. Reference voltage



# Output resistance vs. Glitch energy





# Output full scale voltage vs. Ambient temperature




# Package Outline Unit: mm

# 24PIN SOP (PLASTIC)







# PACKAGE STRUCTURE

| SONY CODE  | SOP-24P-L01      |
|------------|------------------|
| EIAJ CODE  | *SOP024-P-0300-A |
| JEDEC CODE |                  |

| MOLDING COMPOUND | EPOXY/PHENOL RESIN     |
|------------------|------------------------|
| LEAD TREATMENT   | SOLDER PLATING         |
| LEAD MATERIAL    | COPPER ALLOY / 42ALLOY |
| PACKAGE WEIGHT   | 0.3g                   |