IF Amplifier for FM Receiver (AFC Supported)

Description

The CXA3176N is a low current consumption FM IF amplifier which employs the newest bipolar process. It is suitable for FM receiver using AFC.

Features

• Low current consumption :

0.95 mA (typ. at Vcc1=1.4 V) 0.15 mA (typ. at Vcc2=3.0 V)


- Small package 24-pin SSOP
- · Second mixer and oscillator
- Needless of IF decoupling capacitor
- · Reference power supply for operational amplifier
- RSSI function (dynamic range of 70 dB)
- IF input, Vcc standard
- AFC function
- Maximum input frequency: 30 MHz

Applications


- FM receiver supporting AFC
- Double conversion FM receiver

Structure

Bipolar silicon monolithic IC



Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.



Absolute Maximum Ratings

 Supply voltage 	Vcc	7.0	V
 Operating temperature 	Topr	-20 to +75	°C
 Storage temperature 	Tstg	-65 to +150	°C
 Allowable power dissipa 	ation		
	Pp	417	mW

Operating Condition

Supply voltage	Vcc1	1.1 to 4.0	V
	Vcc2	2.5 to 4.0	V

Pin Description

Pin No.	Symbol	Pin voltage	Equivalent circuit	Description
1	OSC IN	1.4 V	Vcc 300 √√√√√√√√√√√√√√√√√√√√√√√√√√√√√√√√√	Connects the external parts of crystal oscillator circuit.
2	OSC OUT	0.7 V	2 GND	A capacitor and crystal oscillator are connected to these pins and Vcc.
3	MIX OUT	1.3 V	1.5k Vcc	Mixer output. Connect a 450 kHz ceramic filter between this pin and IF IN.
4	Vcc1			Power supply 1.
5	IF IN	1.4 V	1.5k 20k 20k 1.5k	IF limiter amplifier input.
6	AFC	_	Vcc 6	AFC output.
7	AFC_C	_	GND	Connects the capacitor that becomes the AFC time constant.

Pin No.	Symbol	Pin voltage	Equivalent circuit	Description
8	QUAD	1.4 V	8 22k GND	Connects the phase shifter of FM detector circuit.
9 10 11	C1 C2 C3	0.2 V	9 10 35k W GND	Connects the capacitor that determines the LPF cut-off.
12	RSSI_C	0.1 V	Vcc Vcc	Connects the capacitor that determines the RSSI rising characteristics.
13	RSSI	0.1 V	(SND)	RSSI circuit output.
14	AMP OUT	Vcc2/2	Vcc 14 GND	Output for the detector output amplification circuit.
15	NC	_		Not connected.
16	AUDIO	0.2 V	Vcc Vcc GND	Input for the detector output amplification circuit and AFC circuit. The filter circuit output is connected.


Pin No.	Symbol	Pin voltage	Equivalent circuit	Description
17	B.S.	_	17 - W 72 20k \$ 140k \$ GND	Controls the battery saving. Setting this pin low suspends the operation of IC. (Applied voltage range: -0.5 V to +7.0 V)
18	CHARGE	_	20k → W → H → H → H → H → H → H → H → H → H	Controls the time constant of the AFC circuit. Set this pin high to make the short time constant. (Applied voltage range: -0.5 V to +7.0 V)
19	Vcc2	_		Power supply 2.
20	LVA OUT	_	20 - W 72 GND	LVA comparator output. It is open collectors. (Applied voltage range: -0.5 V to +7.0 V)
21	REG CONT	_	72 72 GND	Output for internal constant-voltage source amplifier. Connect the base of PNP transistor. (Current capacity : 100 µA)
22	REG OUT	1.0 V	78k √78k √1k √1k √1k ✓22k GND	Constant-voltage source output. Controlled to maintain 1.0 V.
23	GND			Ground
24	MIX IN	1.4 V	2k \$	Mixer input.


Electrical Characteristics


(Vcc1=1.4 V, Vcc2=3 V, Ta=25 °C, Fs=21.7 MHz, FMoD=4 kHz, FDEV=4.5 kHz, AMMoD=30 %)

Item	Symbol	Conditions	Min.	Тур.	Max	Unit
Current consumption1	Icc1	Measurement circuit 1, V2=1.0 V	0.5	0.95	1.35	mA
Current consumption2	Icc2	Measurement circuit 1, V2=1.0 V	_	0.15	0.25	mA
Current consumption	Iccs	Measurement circuit 1, V2=0 V	_	6	10	μA
AM rejection ratio	AMRR	Measurement circuit 2, 30 k LPF	25	_	_	dB
VB output current	Іоит	Measurement circuit 3	100	_	_	μA
VB output saturation voltage	VSATVB	Measurement circuit 3	_	_	0.4	V
REG OUT voltage	VREG	Output current 0 µA	0.92	0.97	1.02	V
LVA operating voltage	VLVA	Measurement circuit 4,	1.00	1.05	1.10	V
LVA operating voltage	VLVA	V1=1.4 to 1.0 V	1.00	1.03	1.10	V
LVA output leak current	ILLVA	Measurement circuit 4, V1=1.0 V	_	_	2.0	μA
LVA output saturation voltage	VSATLVA	Measurement circuit 5	_	_	0.4	V
Logic input voltage high level	VTHBSV	_	0.9	_	_	V
Logic input voltage low level	VTLBSV	_	_	_	0.35	V
Limiting conditivity	VIN (LIM)	Measurement circuit 2,		-108		dBm
Limiting sensitivity	VIN (LIM)	Data filter fc=6.2 kHz	_	-108	_	UDIII
RSSI output offset	Vorssi	Measurement circuit 6	_	150	300	mV
Mixer input resistance	RINLIM	_	1.6	2.0	2.4	kΩ
Mixer output resistance	Rоитміх	_	1.2	1.5	1.8	kΩ
IF limiter input resistance	RINLIM	_	1.2	1.5	1.8	kΩ
AMP OUT	VAMP	Measurement circuit 2	500	630	800	mVrms

Electrical Characteristics Measurement Circuit







Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

SONY CXA3176N

Application Notes

1) Power Supply

The CXA3176N, with built-in regulator, is designed to permit stable operation at a wide range of supply voltage of Vcc1=1.1 to 4.0 V and Vcc2=2.5 to 4.0 V. Decouple the wiring to Vcc (Pins 4 and 19) as close to the pin as possible.

2) Oscillator Input

Oscillator input method

- a) Using Pins 1 and 2, input a self-excited oscillation signal through the composition of a Colpitts type crystal oscillator circuit.
- b) Directly input a local oscillation signal to Pin 1.



Fig. 1

3) Mixer

The mixer is of double-balance type. Pin 24 is the input pin. Input though a suitable matching circuit. The input impedance is 2.0 k Ω .

Pin 3 serves as the output pin for the mixer, and a load resistance of 1.5 k Ω is incorporated.

4) IF Filter

The filter to be connected between this mixer output and the IF limiter amplifier input should have the following specifications.


I/O impedance : 1.5 $k\Omega$ ±10 %

Band width : Changes according to applications.

5) IF Limiter Amplifier

The gain of this IF limiter amplifier is approximately 100 dB. Take notice of the following points in making connection to the IF limiter amplifier input pin (Pin 5).

- a) Wiring to the IF limiter amplifier input (Pin 5) should be as short as possible.
- b) As the IF limiter amplifier output appears at QUAD (Pin 8), wiring to the ceramic discriminator connected to QUAD should be as short as possible to reduce the interference with the mixer output and IF limiter amplifier input.



Wire as short and apart as possible As short as possible

Fig. 2

6) Quick Charge

In order to hasten the rise time of Pin 7 from when power is turned on, the CXA3176N features a quick charge circuit. The capacitance value connected to Pin 7 should be chosen such that the voltage does not vary much due to discharge during battery saving.

Connect a signal for controlling the quick charge circuit to Pin 18. Setting this pin high enables the quick charge mode, and setting this pin low enables the steady-state reception mode. Quick charge is used when the power supply is turned on. The battery saving must be set high at the time.

Connect Pin 18 to GND when quick charge is not being used.




Fig. 3

7) Detector

The detector is of quadrature type. To perform phase shift, connect a ceramic discriminator to Pin 8. The phase shifting capacitor for the quadrature detector is incorporated. The FM signal demodulated with the detector will be output to AMP_OUT (Pin 14) through the internal LPF.

The CDBC450CX50 (MURATA MFG. CO., LTD.) ceramic discriminator is recommended for the CXA3176N.




Fig. 4

SONY

CXA3176N

8) REG CONT

Controls the base bias of the external transistors.

9) LVA OUT

This pin goes high (open) when the supply voltage becomes lower. Since the output is an open collector, it can be used to directly drive the CMOS device. The setting voltage of the LVA is 1.05 V (typ.), and it possesses a hysteresis with respect to the supply voltage. The hysteresis width is 50 mV (typ.).

10) B.S.

Operation of the CXA3176N can be halted by setting this pin low. This pin can be connected directly to the CMOS device. The current consumption for battery saving is 10 µA or less (at 1.4 V).




Fig. 5

11) Control Pins

The function controls are as shown below.

Pin No.	17	18
Symbol	B.S.	CHARGE
Function	Battery saving	Pin 7 charge
Function	mode control	speed control
Input high	IC operation*	Quick charge
Input low	Sleep	Slow charge*

Note) When each function is not controlled externally, set it to the state with an asterisk (*).

12) LPF Constant

The composition of the data filter is ternary.

The first-stage cut-off fc1 is

$$fc1 = \frac{1}{2\pi C_{12}R}$$

The second-stage cut-off fc2 is

$$f_{C2} \; = \; \frac{1}{2\pi R \sqrt{C_{13} \; C_{14}}} \qquad , \qquad Q \; = \sqrt{\frac{C_{13}}{C_{14}}}$$

C₁₂, C₁₃, C₁₄ : External capacitance shown in the Application Circuit


R: IC internal resistance

The Butterworse characteristic is for C₁₂=C₁₃=C₁₄.

R is approximately 55 k Ω ±20 %.

13) AFC

The AFC is of the current output type which outputs the frequency deviation in the form of the current and converts it to the voltage. The output current range is approximately $\pm 0.4~\mu A$ for the slow mode and $\pm 70~\mu A$ for the fast mode.




CXA3176N AFC Principle Diagram

The Pin 7 voltage V continues to change till the Vin value reaches the Vref value. When these values are equal, the Pin 7 output current becomes "0" and the voltage is determined by the charge and time. The Pin 7 voltage V is output to Pin 6 through the amplifier.

The Vout operating range is 0.4 V to 4 (Vcc–0.2) V so that AFC should be set within this range. Also, the voltage for Pin 7 is undefined with the IC itself.

The AFC voltage varies, for example, as shown below by the VCO characteristics. The AFC voltage follows the VCO characteristics because this voltage is independent of the slope of the S curve. In other words, the CXA3176N operates according to the VCO characteristics when the VCO characteristics have the linearity with respect to the voltage and the VCO characteristics can be controlled within the range shown in the graph below.



14) Sensitivity Adjustment Method

The constants shown in the Application Circuit are for the standard external parts. However, adjustment may be necessary depending on the conditions of use, characteristics of external parts, and the RF system circuit and decoder connected to the IF IC, etc. Adjust the sensitivity according to the following procedures.


a) MIX IN matching

When using a matching circuit between the RF system circuit and MIX IN of the CXA3176N, adjust the trimmer to obtain the optimal sensitivity while monitoring the AUDIO output.

b) Local input level

The mixer circuit gain is dependent on the local signal input level to OSC IN. The input level to OSC IN should be set as high as possible within the range of –6 to +2 dBm as shown in the graph of "Local input level vs. Mixer gain characteristics". However, care should be taken as raising the input level above +2 dBm will cause the sensitivity to drop.

When creating the local signal using the internal oscillator circuit, the oscillation level varies according to the external capacitances attached to Pins 1 and 2 and the characteristics of the used crystal. Therefore, be sure to adjust the external capacitance values attached to Pins 1 and 2 according to the crystal characteristics.



C₁ and C₂ have the following range in the figure above.

 $C_1 \ge C_2$

 $C_1 = C_2$ to $C_1 = 5C_2$

As for the ratio of C1 to C2, the oscillation stabilizes as C1 approaches equality with C2.

The oscillation level decreases as the C₁ and C₂ values become larger, and increases as the C₁ and C₂ values become smaller.

Use a FET probe to confirm the local input level.

c) LPF constant (when the CXA3176N is used for the pager)

The data filter cut-off may need to be changed depending on the characteristics of the connected decoder. Adjust the capacitance values of Pins 9 to 12 while checking the incoming sensitivity including the decoder. If the capacitance values are too large, the detector output waveform will deviate at high data rates, causing the sensitivity to drop. Conversely, if the capacitance values are too small, the LPF will be easily affected by noise, causing the sensitivity to drop.

Adjust capacitance values of Pins 9 to 12 so that the capacitance value described in "12) LPF Constant" becomes smaller.

d) AFC

The CXA3176N uses the AFC to correct the IF frequency deviation. When the IF frequency deviation amount is large, correction takes time and may lower the sensitivity. Adjust the oscillator frequency of the local oscillator so that the center frequency of the signal input to Pin 5 (IF IN) is as close to 450 kHz as possible.

15) CXA3176N Standard Board Description

Outline

This board contains the external parts shown in the Application Circuit in order to evaluate the CXA3176N operation

Features

The following CXA3176N basic operations can be checked.

- 1) Battery saving and other mode switching
- 2) AFC pin
- 3) The RSSI pin output is the low impedance because it is output via the buffer.

· Method of use

- Input the CXA3176N supply voltage Vcc1=1.4 V and Vcc2=3 V.
 This IC operates with a single power supply.
- 2) The CXA3176N uses a 21.245 MHz crystal. Input the RF signal from the RF pin and use this IC in the condition where IF=450 kHz.
- 3) The AFC pin voltage is undefined with the IC itself because the current output circuit is employed for the AFC. For the evaluation, be sure to apply the bias externally to the AFC pin or to make the AFC loop.
- 4) Set the mode switches.

· Mode switch setting

Mode switches S1 and S2 are provided in two locations in the board. Each basic operation can be confirmed by switching these mode switches while referring to the board layout. See the table in "11) Control Pins" for the mode switching.


· Device specification

See these specifications for the IC specifications. The ICs for this evaluation board are ES specification.


· Circuit diagram

The circuit diagram is the same as the Application Circuit in these Specifications.

15) -1. [Board Layout]



15) -2. [Mode Switch Pattern]



15) -3. List of Standard Board Parts

Value	Part #	Remarks (Manufacture)	Note
L			

Resistor

5.6 k	R5	(DIVED)	E12 series
100 k	R4	(IXIVEIX)	1/8W

Capacitor

6.8 P to 45 P	C2	TZ03P450FR169	TRIMMER CAPACITOR
0.0 F 10 43 F	62	(MURATA PRODUCTS)	TRIMINER CAPACITOR
15 P	C5		
22 P	C4	DD100 series	
100 P	C15	temperature characteristics	CERAMIC CAPACITOR
	C12	type B	E12 series
470 P	C13	(MURATA PRODUCTS)	(high dielectric constant type)
	C14		
1000 P	C3		
0.01	C8	RPE131F103Z50	MONOLITHIC CERAMIC CAPACITOR
0.01 µ	C10	(MURATA PRODUCTS)	RPE series
		25 V 1 μ	
1 μ	C11	(SHIN-EI TUSHIN	
		KOGYO CO., LTD.)	ELECTROLYTIC CAPACITOR
	C6	25 V 10 μ	E6 series
10 μ	C7	(SHIN-EI TUSHIN	
	C9	KOGYO CO., LTD.)	

Inductor

		EI 0405	E12 series
1.8 µH	L1	EL0405 (TDK Products)	2.5 mm pitch (Lead Pitch)

Active Component

PNP	2SA1015	Vceo	lc	Pc	Hfe	fc
FINE	(TOSHIBA CORPORATION)	–50 V	–150 m	400 m	70 to 400	080 M

Crystal

24 245 MU-	VTAI	NR-18BN	
21.245 MHz	XTAL	(NIHON DEMPA KOGYO CO., LTD.)	

Ceramic Filter

CERAFII	CFWS450D	450 kHz
CERAFIL	(MURATA PRODUCTS)	1.5 kΩ

Ceramic Discriminator

DISC	CDBC450CX50	450 kHz
Disc	(MURATA PRODUCTS)	450 KI IZ

Switch

S1	ATE1D-2M3-10 (FUJISOKU CORPORATION)	ON-ON (1 poles)			
\$1 \$2		AC/DC AC/DC	48 V	50 mA 1 uA	Max. Min.
		ACIDO	20 IIIA	ιμΛ	IVIII I.


Connector


PE	HRM300-25	SMA CONNECTOR
Kr	(HIROSE ELECTRIC CO., LTD.)	SIVIA CONNECTOR


Pin


	×5	Mac 8 test pin ST-1-3	L-10 mm 0.8 A
		(Mac eight)	L=10 mm 0.8 φ
	× 6	Mac 8 test pin LC-2-G	
	×6	(Mac eight)	


Example of Representative Characteristics






























Package Outline Unit: mm

24PIN SSOP(PLASTIC)



NOTE: "*" Dimensions do not include mold protrusion.

DETAIL A PACKAGE STRUCTURE

SONY CODE	SSOP-24P-L01
EIAJ CODE	SSOP024-P-0056
JEDEC CODE	

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER/PALLADIUM
LEAD IREATMENT	PLATING
LEAD MATERIAL	42/COPPER ALLOY
PACKAGE WEIGHT	0.1g
I ACRAGE WEIGHT	0.19