

Absolute Maximum Ratings

Supply Voltage, V_{IN}	-16V to 26V
Positive Transient Input Voltage, $t_r > 1\text{ms}$	60V
Negative Transient Input Voltage, $T < 100\text{ms}$, 1% Duty Cycle.....	-50V
Input Voltage Range (ENABLE , RESET)	-0.3V to 10V
Junction Temperature.....	-40°C to +150°C
Storage Temperature Range.....	-55°C to +150°C
ESD Susceptibility (Human Body Model).....	2kV
Lead Temperature Soldering	
Wave Solder (through hole styles only)	10 sec. max, 260°C peak
Reflow (SMD styles only)	60 sec. max above 183°C, 230°C peak

Electrical Characteristics: $6\text{V} \leq V_{IN} \leq 26\text{V}$; $I_{OUT1} = I_{OUT2} = 100\mu\text{A}$; $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$;
unless otherwise specified.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
■ Tracking Output (V_{TRK})					
$V_{STBY} - V_{TRK}$, V_{TRK} Tracking Error	$6\text{V} \leq V_{IN} \leq 26\text{V}$ $100\mu\text{A} \leq I_{TRK} \leq 250\text{mA}$ (Note 1)	-25		+25	mV
Adjust Pin Current, I_{Adj}	Loop in Regulation		1.5	5	μA
Line Regulation	$6\text{V} \leq V_{IN} \leq 26\text{V}$ (Note 1)		5	50	mV
Load Regulation	$100\mu\text{A} \leq I_{TRK} \leq 250\text{mA}$ (Note 1)		5	50	mV
Dropout Voltage ($V_{IN} - V_{TRK}$)	$I_{TRK} = 100\mu\text{A}$		100	150	mV
	$I_{TRK} = 250\text{mA}$		400	700	mV
Current Limit	$V_{IN} = 12\text{V}$, $V_{TRK} = 3.0\text{V}$	275	500		mA
Quiescent Current	$V_{IN} = 12\text{V}$, $I_{TRK} = 250\text{mA}$ No Load on V_{STBY}		25	50	mA
	$V_{IN} = 12\text{V}$, $I_{TRK} = 500\mu\text{A}$, $I_{STBY} = 100\mu\text{A}$		145	220	μA
Reverse Current	$V_{TRK} = 3.3\text{V}$, $V_{IN} = 0\text{V}$		200	1500	μA
Ripple Rejection	$f = 120\text{Hz}$, $I_{TRK} = 250\text{mA}$ $7\text{V} \leq V_{IN} \leq 17\text{V}$	60	70		dB
■ Standby Output (V_{STBY})					
Output Voltage, V_{STBY}	$4.5\text{V} \leq V_{IN} \leq 26\text{V}$ $100\mu\text{A} \leq I_{STBY} \leq 100\text{mA}$	3.234	3.300	3.366	V
Line Regulation	$6\text{V} \leq V_{IN} \leq 26\text{V}$		5	50	mV
Load Regulation	$100\mu\text{A} \leq I_{STBY} \leq 100\text{mA}$		5	50	mV
Dropout Voltage ($V_{IN} - V_{STBY}$)	$I_{STBY} = 100\mu\text{A}$, $V_{IN} = 4.2\text{V}$			1.0	V
	$I_{STBY} = 100\text{mA}$, $V_{IN} = 4.2\text{V}$			1.0	V
Current Limit	$V_{IN} = 12\text{V}$, $V_{STBY} = 3.0\text{V}$	125	200		mA
Short Circuit Current	$V_{IN} = 12\text{V}$, $V_{STBY} = 0\text{V}$	10	100		mA
Quiescent Current	$V_{IN} = 12\text{V}$, $I_{STBY} = 100\text{mA}$ $I_{TRK} = 0\text{mA}$		10	20	mA
	$V_{IN} = 12\text{V}$, $I_{STBY} = 300\mu\text{A}$ $I_{TRK} = 0\text{mA}$		140	200	μA
Reverse Current	$V_{STBY} = 3.3\text{V}$, $V_{IN} = 0\text{V}$		100	200	μA
Ripple Rejection	$f = 120\text{Hz}$, $I_{STBY} = 100\text{mA}$ $7\text{V} \leq V_{IN} \leq 17\text{V}$	60	70		dB

Note 1: V_{TRK} connected to Adj lead. V_{TRK} can be set to higher values by using an external resistor divider.

**Electrical Characteristics: $6V \leq V_{IN} \leq 26V$; $I_{OUT1} = I_{OUT2} = 100\mu A$; $-40^{\circ}C \leq T_A \leq +125^{\circ}C$;
unless otherwise specified.**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
■ RESET ENABLE Functions					
ENABLE Input Threshold		0.8	1.2	2.0	V
ENABLE Input Bias Current	$V_{ENABLE} = 0V \text{ to } 10V$	-10	0	10	μA
RESET Hysteresis		10	50	100	mV
RESET Threshold Low (V_{RL})	V_{STBY} Decreasing, $V_{IN} > 4.5V$	92.5%	95%	97.5%	V_{STBY}
RESET O/P Leakage				25	μA
Output Voltage					
Low (V_{RLO}); $R_{RST} = 10k\Omega$	$1V \leq V_{STBY} \leq V_{RL}$		0.1	0.4	V
Low (V_{RPEAK})	V_{STBY} , Power Up, Power Down		0.6	1.0	V
V_{IN} (V_{RST} Low)	$V_{STBY} = 3.3V$		4.0	4.5	V
■ Protection Circuitry (Both Outputs)					
Independent Thermal Shutdown	V_{STBY}	150	180		$^{\circ}C$
	V_{TRK}	150	165		$^{\circ}C$
Overvoltage Shutdown		30	34	38	V

Package Lead Description

PACKAGE LEAD #	LEAD SYMBOL	FUNCTION
7 Lead D²PAK		
1	V_{STBY}	Standby output voltage delivering 100mA.
2	V_{IN}	Input voltage.
3	V_{TRK}	Tracking output voltage controlled by \overline{ENABLE} delivering 250mA.
4	Gnd	Reference ground connection.
5	Adj	Resistor divider from V_{TRK} to Adj. Sets the output voltage on V_{TRK} . If tied to V_{TRK} , V_{TRK} will track V_{STBY} .
6	\overline{ENABLE}	Provides on/off control of the tracking output, active LOW.
7	RESET	CMOS compatible output lead that goes low whenever V_{STBY} falls out of regulation.

Circuit Description

ENABLE Function

The $\overline{\text{ENABLE}}$ function switches the output transistor for V_{TRK} on and off. When the $\overline{\text{ENABLE}}$ lead voltage exceeds 1.4V(typ), V_{TRK} turns off. This input has several hundred millivolts of hysteresis to prevent spurious output activity during power-up or power-down.

RESET Function

The $\overline{\text{RESET}}$ is an open collector NPN transistor, controlled by a low voltage detection circuit sensing the V_{STBY} (3.3V) output voltage. This circuit guarantees the $\overline{\text{RESET}}$ output stays below 1V (0.1V typ) when V_{STBY} is as low as 1V to ensure reliable operation of microprocessor-based systems.

 V_{TRK} Output Voltage

This output uses the same type of output device as V_{STBY} , but is rated for 250mA. The output is configured as a tracking regulator of the standby output. By using the standby output as a voltage reference, giving the user an external programming lead (Adj lead), output voltages from 3.3V to 20V are easily realized. The programming is done with a simple resistor divider, and following the formula:

$$V_{\text{TRK}} = V_{\text{STBY}} \times (1 + R1/R2) + I_{\text{Adj}} \times R1$$

If another 3.3V output is needed, simply connect the Adj lead to the V_{TRK} output lead.

Application Notes

External Capacitors

Output capacitors for the CS8363 are required for stability. Without them, the regulator outputs will oscillate. Actual size and type may vary depending upon the application load and temperature range. Capacitor effective series resistance (ESR) is also a factor in the IC stability. Worst-case is determined at the minimum ambient temperature and maximum load expected.

Output capacitors can be increased in size to any desired value above the minimum. One possible purpose of this would be to maintain the output voltages during brief conditions of negative input transients that might be characteristic of a particular system.

Capacitors must also be rated at all ambient temperatures expected in the system. To maintain regulator stability down to -40°C , capacitors rated at that temperature must be used.

More information on capacitor selection for Smart Regulators™ is available in the Smart Regulator application note, "Compensation for Linear Regulators."

Calculating Power Dissipation in a Dual Output Linear Regulator

The maximum power dissipation for a dual output regulator (Figure 1) is:

$$\text{PD(max)} = \{V_{\text{IN(max)}} - V_{\text{OUT1(min)}}\}I_{\text{OUT1(max)}} + \{V_{\text{IN(max)}} - V_{\text{OUT2(min)}}\}I_{\text{OUT2(max)}} + V_{\text{IN(max)}}I_{\text{Q}} \quad (1)$$

where

$V_{\text{IN(max)}}$ is the maximum input voltage,

$V_{\text{OUT1(min)}}$ is the minimum output voltage from V_{OUT1} ,

$V_{\text{OUT2(min)}}$ is the minimum output voltage from V_{OUT2} ,

$I_{\text{OUT1(max)}}$ is the maximum output current, for the application

$I_{\text{OUT2(max)}}$ is the maximum output current, for the application

I_{Q} is the quiescent current the regulator consumes at $I_{\text{OUT(max)}}$.

Once the value of PD(max) is known, the maximum permissible value of $R_{\Theta\text{JA}}$ can be calculated:

$$R_{\Theta\text{JA}} = \frac{150^{\circ}\text{C} - T_{\text{A}}}{\text{PD}} \quad (2)$$

The value of $R_{\Theta\text{JA}}$ can then be compared with those in the package section of the data sheet. Those packages with $R_{\Theta\text{JA}}$'s less than the calculated value in equation 2 will keep the die temperature below 150°C .

In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heat sink will be required.




Figure 1: Dual output regulator with key performance parameters labeled.

Heat Sinks

A heat sink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air.

Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of $R_{\theta JA}$:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CS} + R_{\theta SA} \quad (3)$$


where

$R_{\theta JC}$ = the junction-to-case thermal resistance,
 $R_{\theta CS}$ = the case-to-heat sink thermal resistance, and
 $R_{\theta SA}$ = the heat sink-to-ambient thermal resistance.

$R_{\theta JC}$ appears in the package section of the data sheet. Like $R_{\theta JA}$, it too is a function of package type. $R_{\theta CS}$ and $R_{\theta SA}$ are functions of the package type, heat sink and the interface between them. These values appear in heat sink data sheets of heat sink manufacturers.

Test & Application Circuits


3.3V, 5V Regulator



* C1 is required if regulator is located far from power supply filter.

** C2 and C3 are required for stability.

Dual 3.3V Regulator



* C1 is required if regulator is located far from power supply filter.


** C2 and C3 are required for stability.

Package Specification

PACKAGE DIMENSIONS IN mm(INCHES)

PACKAGE THERMAL DATA

Thermal Data		7 Lead D ² PAK	
R _{θJC}	typ	3.5	°C/W
R _{θJA}	typ	10-50*	°C/W
*Depending on thermal properties of substrate. R _{θJA} = R _{θJC} + R _{θCA}			



Ordering Information	
Part Number	Description
CS8363YDPS7	7L D ² PAK short-leaded
CS8363YDPSR7	7L D ² PAK short-leaded, (tape & reel)

ON Semiconductor and the ON Logo are trademarks of Semiconductor Components Industries, LLC (SCILLC). ON Semiconductor reserves the right to make changes without further notice to any products herein. For additional information and the latest available information, please contact your local ON Semiconductor representative.

