



Dual Micropower 200mA Low Dropout Tracking Regulator/Line Driver

Description

The CS8183 is a dual low dropout tracking regulator designed to provide adjustable buffered output voltages that closely track (±10mV) the reference inputs. The outputs deliver up to 200mA while being able to be configured higher, lower or equal to the reference voltages.

The outputs have been designed to operate over a wide range (2.8V to 40V) while still maintaining excellent DC characteristics. The CS8183 is protected from reverse battery, short circuit and thermal runaway conditions. The device


also can withstand 45V load dump transients and -50V reverse polarity input voltage transients. This makes it suitable for use in automotive environments.

The $V_{REF}/ENABLE$ leads serve two purposes. They are used to provide the input voltage as a reference for the output and they also can be pulled low to place the device in sleep mode where it nominally draws less than $30\mu A$ from the supply.

Features


- Two Regulated Outputs 200mA, ±10mV Track Worst Case
- Low Dropout (0.35V typ. @ 200mA)
- Low Quiescent Current
- Independent Thermal Shutdown
- Short Circuit Protection
- Wide Operating Range

Block Diagram



Package Options

20 Lead SO Wide (internally fused leads)





ON Semiconductor 2000 South County Trail, East Greenwich, RI 02818 Tel: (401)885-3600 Fax: (401)885-5786 N. American Technical Support: 800-282-9855 Web Site: www.onsemi.com

	Characteristics: $V_{IN} = 14V$; $V_{REF}/ENABLE$ unless otherwise specific	ed.	O = 1j = +120	-0,	
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNI
Regulator Output 1, 2					
$ m V_{REF}$ – $ m V_{OUT}$ $ m V_{OUT}$ Tracking Error	$-\frac{4.5 \text{V} \leq \text{V}_{\text{IN}} \leq 26 \text{V},}{100 \mu \text{A} \leq \text{I}_{\text{OUT}} \leq 200 \text{mA (Note 1)}}$	-10		10	mV
Dropout Voltage (V _{IN} – V _{OUT})	$\begin{split} &I_{OUT}=100\mu A\\ &I_{OUT}=200m A \end{split}$		100 350	150 600	m\ m\
Line Regulation	$4.5V \le V_{IN} \le 26V \text{ (Note 1)}$			10	m۱
Load Regulation	$100\mu A \le I_{OUT} \le 200mA$ (Note 1)			10	m\
Adj Lead Current	Loop in Regulation		0.2	1.0	μΑ
Current Limit	$\begin{split} V_{IN} &= 14V, V_{REF} = 5V,\\ V_{OUT} &= 90\% \text{ of } V_{REF}, (\text{Note 1}) \end{split}$	225		700	m/
Quiescent Current $(I_{IN} - I_{OUT})$	$\begin{split} &V_{IN} = 12 V, I_{OUT} = 200 mA \\ &V_{IN} = 12 V, I_{OUT} = 100 \mu A, T_J \leq 85^{\circ} C \\ &V_{IN} = 12 V, V_{REF} / ENABLE = 0 V, \\ &T_J \leq 85^{\circ} C \end{split}$		15 50 20	25 100 30	mA μΑ
Reverse Current	$V_{OUT} = 5V$, $V_{IN} = 0V$		0.2	1.5	m/
Ripple Rejection	f = 120Hz, I_{OUT} = 200mA, 4.5V \leq V_{IN} \leq 26V	60			dE
Thermal Shutdown	GBD	150	180	210	°C
V _{REF} /ENABLE 1, 2					
Enable Voltage		0.80	2.00	2.75	V
Input Bias Current	$V_{REF}/ENABLE 1, 2 > 2V$	0		1	μΑ

Note 1: V_{OUT} connected to Adj lead.

Package Lead Description		
PACKAGE LEAD #	LEAD SYMBOL	FUNCTION
20 Lead SOIC (Fused)		
1	$ m V_{IN1}$	Input voltage for V _{OUT1} .
2	V_{OUT1}	Regulated output voltage 1.
3, 4, 7, 8, 13, 14, 17, 18	NC	No connection.
5, 6, 15, 16	Gnd	Ground.
9	$ m V_{ADJ1}$	Adjust lead for V_{OUT1} .
10	V _{REF} /ENABLE1	Reference voltage and ENABLE input for V_{OUT1} .
11	$ m V_{ADJ2}$	Adjust lead for V_{OUT2} .
12	V _{REF} /ENABLE2	Reference voltage and ENABLE input for V_{OUT2} .
19	$ m V_{IN2}$	Input voltage for V_{OUT2} .
20	$ m V_{OUT2}$	Regulated output voltage2.

Circuit Description

ENABLE Function

By pulling the $V_{REF}/ENABLE~1$, 2 lead below 2.0V typically, (see Figure 4 or Figure 5), the IC is disabled and enters a sleep state where the device draws less than $30\mu A$ from supply. When the $V_{REF}/ENABLE$ lead is greater than 2.75V, V_{OUT} tracks the $V_{REF}/ENABLE$ lead normally.

Output Voltage

Figures 1 through 6 only display one channel of the device for simplicity. The configurations shown apply for both channels.

The outputs are capable of supplying 200mA to the load while configured as a similar (Figure 1), lower (Figure 3), or higher (Figure 2) voltage as the reference lead. The Adj lead acts as the inverting terminal of the op amp and the $V_{\rm REF}$ lead as the non-inverting.

The device can also be configured as a high-side driver as displayed in Figure 6.




Figure 1: Tracking regulator at the same voltage.




Figure 2: Tracking regulator at higher voltages.




Figure 3: Tracking regulator at lower voltages.

 $^{^{\}ast}$ C_{1} is required if the regulator is far from the power source filter.

^{**} C₂ is required for stability.

Circuit Description: continued




Figure 4: Tracking regulator with ENABLE circuit.




Figure 5: Alternative ENABLE circuit.




Figure 6: High-Side Driver.

Application Notes

External Capacitors

Output capacitors for the CS8183 are required for stability. Without them, the regulator outputs will oscillate. Actual size and type may vary depending upon the application load and temperature range. Capacitor effective series resistance (ESR) is also a factor in the IC stability. Worst-case is determined at the minimum ambient temperature and maximum load expected.

The output capacitors can be increased in size to any desired value above the minimum. One possible purpose of this would be to maintain the output voltage during brief conditions of negative input transients that might be characteristic of a particular system.

The capacitors must also be rated at all ambient temperatures expected in the system. To maintain regulator stability down to -40 $^{\circ}$ C, a capacitor rated at that temperature must be used.

More information on capacitor selection for Smart Regulators™ is available in the Smart Regulator application note, "Compensation for Linear Regulators."

Calculating Power Dissipation in a Dual Output Linear Regulator

The maximum power dissipation for a dual output regulator (Figure 5) is:

$$\begin{split} PD(max) &= \{V_{IN}(max) - V_{OUT1}(min)\}I_{OUT1}(max) + \\ \{V_{IN}(max) - V_{OUT2}(min)\}I_{OUT2}(max) + V_{IN}(max)I_{Q} \end{split} \tag{1} \end{split}$$

Where

application

 V_{IN} (max) is the maximum input voltage,

 V_{OUT1} (min) is the minimum output voltage from V_{OUT1} ,

 $V_{OUT2}(min)$ is the minimum output voltage from V_{OUT2} , $I_{OUT1}(max)$ is the maximum output current, for the

application $I_{\mbox{\scriptsize OUT2}}(\mbox{\scriptsize max})$ is the maximum output current, for the

 $I_{\rm Q}$ is the quiescent current the regulator consumes at $I_{\rm OUT}(\mbox{max}).$

Once the value of PD(max) is known, the maximum permissible value of $R_{\Theta JA}$ can be calculated:

$$R_{\Theta JA} = \frac{150^{\circ} \text{C} - \text{T}_{A}}{\text{P}_{D}} \tag{2}$$

The value of $R_{\Theta JA}$ can then be compared with those in the package section of the data sheet. Those packages with $R_{\Theta JA}$'s less than the calculated value in equation 2 will keep the die temperature below $150^{\circ}C.$

In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heat sink will be required.




Figure 5: Dual output regulator with key performance parameters labeled.

Heatsinks

A heatsink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air.

Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of $R_{\Theta I \Delta}.$

$$R_{\Theta JA} = R_{\Theta JC} + R_{\Theta CS} + R_{\Theta SA} \tag{3}$$

where:

 $R_{\Theta IC}$ = the junction-to-case thermal resistance,

 $R_{\Theta CS}$ = the case-to-heatsink thermal resistance, and

 $R_{\Theta SA}$ = the heatsink-to-ambient thermal resistance.

 $R_{\Theta IC}$ appears in the package section of the data sheet. Like $R_{\Theta IA}$, it is a function of package type, $R_{\Theta CS}$ and $R_{\Theta SA}$ are functions of the package type, heatsink and the interface between them. These values appear in heat sink data sheets of heatsink manufacturers.


Package Specification

PACKAGE DIMENSIONS IN mm (INCHES)

	D			
Lead Count	Metric Englis		glish	
	Max	Min	Max	Min
20 Lead SOIC Wide*	13.00	12.60	.512	.496

PACKAGE THERMAL DATA

Therm	nal Data	20 Lead SO Wide*	
$R_{\Theta JC}$	typ	18	°C/W
$R_{\Theta JA}$	typ	73	°C/W



Ordering Information		
Part Number	Description	
CS8183YDWF20	20 Lead SO Wide*	
CS8183YDWFR20	20 Lead SO Wide* (tape & reel)	

*Internally Fused Leads (4L fused)

ON Semiconductor and the ON Logo are trademarks of Semiconductor Components Industries, LLC (SCILLC). ON Semiconductor reserves the right to make changes without further notice to any products herein. For additional information and the latest available information, please contact your local ON Semiconductor representative.