



Description

The CS8182 is a monolithic integrated low dropout tracking regulator designed to provide an adjustable buffered output voltage that closely tracks (± 10 mV) the reference input. The output delivers up to 200mA while being able to be configured higher, lower or equal to the reference voltage.

The output has been designed to operate over a wide range (2.8V to 40V) while still maintaining excellent DC characteristics. The CS8182 is protected from reverse battery, short circuit and thermal runaway conditions. The device also can withstand 45V load dump transients and -50V reverse polarity input voltage transients. This makes it suitable for use in automotive environments.

The V_{REF} /ENABLE lead serves two purposes. It is used to provide the input voltage as a reference for the output and it also can be pulled low to place the device in sleep mode where it nominally draws less than 10μ A from the supply.

Features

- 200mA Source Capability
- Output Tracks within ±10mV Worst Case
- Low Dropout (0.35V typ. @ 200mA)
- Low Quiescent Current
- Thermal Shutdown
- Short Circuit Protection
- Wide Operating Range



Package Options 8 Lead SO Narrow Vout

Gnd ______ Gnd _____ Gnd _____ Gnd _____ Gnd _____ Gnd _____ V_{REF}/ENABLE

5 Lead D² PAK Tab (Gnd)



 $\begin{array}{c}
1 & V_{\rm IN} \\
2 & V_{\rm OUT} \\
3 & \text{Gnd} \\
4 & \text{Adj} \\
5 & V_{\rm REF}
\end{array}$

Consult Factory for 8 Lead SOIC with exposed pad.

ON Semiconductor 2000 South County Trail, East Greenwich, RI 02818 Tel: (401)885–3600 Fax: (401)885–5786 N. American Technical Support: 800-282-9855 Web Site: www.onsemi.com



1

CS8182

Store to Town we take	0500 += 15000
Storage Temperature	
Supply Voltage Range (continuous)	–15V to 40V
Supply Voltage Range (normal, continuous)	
Peak Transient Voltage (V _{IN} = 14V, Load Dump Transient = 31V)	
Voltage Range (Adj, V _{OUT} , V _{REF} /ENABLE)	–10V to 45V
Maximum Junction Temperature	150°C
ESD Capability (Human Body Model)	
Lead Temperature Soldering	
Wave Solder(through hole styles only)	
Reflow (SMD styles only)	60 sec. max above 183°C, 230°C peak

$$\label{eq:constraint} \begin{split} Electrical Characteristics: V_{IN} = 14V; \ V_{REE}/ENABLE > 2.75V; -40^{\circ}C < T_{J} < 125^{\circ}C; \\ C_{OUT} \geq 10 \mu F; \ 0.1\Omega \leq C_{OUT-ESR} \leq 10\Omega @ 10 kHz, \ unless \ otherwise \ specified. \end{split}$$

PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
Regulator Output					
V _{REF} – V _{OUT}	$4.5V \le V_{IN} \le 26V,$	-10		10	mV
V_{OUT} Tracking Error	$100 \mu A \leq I_{OUT} \leq 200 m A$ (Note 1)				
Dropout Voltage (V _{IN} – V _{OUT})	$\begin{split} I_{OUT} &= 100 \mu A \\ I_{OUT} &= 200 m A \end{split}$		100 350	150 600	mV mV
Line Regulation	$4.5V \le V_{IN} \le 26V$ (Note 1)			10	mV
Load Regulation	$100 \mu A \leq I_{OUT} \leq 200 m A$ (Note 1)			10	mV
Adj Lead Current	Loop in Regulation		0.2	1.0	μΑ
Current Limit	$V_{\rm IN}$ = 14V, $V_{\rm REF}$ = 5V, $V_{\rm OUT}$ = 90% $V_{\rm REF}$ (Note 1)	225		700	mA
Quiescent Current $(I_{IN} - I_{OUT})$	$\begin{split} V_{IN} &= 12V, \ I_{OUT} = 200 mA \\ V_{IN} &= 12V, \ I_{OUT} = 100 \mu A, \ T_J \leq 85^\circ C \\ V_{IN} &= 12V, \ V_{REF} / ENABLE = 0V, \ T_J \leq 85^\circ C \end{split}$		15 50 10	25 100 30	mΑ μΑ μΑ
Reverse Current	$V_{OUT} = 5V, V_{IN} = 0V$		0.2	1.5	mA
Ripple Rejection	$f = 120$ Hz, $I_{OUT} = 200$ mA, 4.5 V $\leq V_{IN} \leq 26$ V	60			dB
Thermal Shutdown	GBD	150	180	210	°C
■ V _{REF} /ENABLE					
Enable Voltage		0.80	2.00	2.75	V
Input Bias Current	V _{REF} /ENABLE	0		1	μΑ

Note 1: V_{OUT} connected to Adj lead.

Package Lead Description			
РАСКАС	GE LEAD #	LEAD SYMBOL	FUNCTION
5 Lead D ² PAK	8 Lead SOIC Narrow		
1	8	V_{IN}	Input voltage.
2	1	V _{OUT}	Regulated output.
3	2, 3, 6, 7	Gnd	Ground.
4	4	Adj	Adjust lead.
5	5	V _{REF} /ENABLE	Reference voltage and ENABLE input.

ENABLE Function

By pulling the V_{REF}/ENABLE lead below 2V typically, (see Figure 4 or Figure 5), the IC is disabled and enters a sleep state where the device draws less than 10µA from supply. When the V_{REF}/ENABLE lead is greater than 2.75V, V_{OUT} tracks the V_{REF}/ENABLE lead normally.

Output Voltage

The output is capable of supplying 200mA to the load while configured as a similar (Figure 1), lower (Figure 3), or higher (Figure 2) voltage as the reference lead. The Adj lead acts as the inverting terminal of the op amp and the V_{REF} lead as the non-inverting.

The device can also be configured as a high-side driver as displayed in Figure 6.



Figure 1: Tracking regulator at the same voltage.



Figure 2: Tracking regulator at higher voltages.



Figure 3: Tracking regulator at lower voltages.

* C₁ is required if the regulator is far from the power source filter.

** C_2 is required for stability.



Figure 4: Tracking regulator with ENABLE circuit.







Figure 6: High-Side Driver.

External Capacitors

The output capacitor for the CS8182 is required for stability. Without it, the regulator output will oscillate. Actual size and type may vary depending upon the application load and temperature range. Capacitor effective series resistance (ESR) is also a factor in the IC stability. Worstcase is determined at the minimum ambient temperature and maximum load expected.

The output capacitor can be increased in size to any desired value above the minimum. One possible purpose of this would be to maintain the output voltage during brief conditions of negative input transients that might be characteristic of a particular system.

The capacitor must also be rated at all ambient temperatures expected in the system. To maintain regulator stability down to -40°C, a capacitor rated at that temperature must be used.

More information on capacitor selection for Smart Regulators[™] is available in the Smart Regulator application note, "Compensation for Linear Regulators."

Calculating Power Dissipation in a Single Output Linear Regulator

The maximum power dissipation for a single output regulator (Figure 1) is:

$$P_{D(max)} = \{V_{IN(max)} - V_{OUT(min)}\}I_{OUT(max)} + V_{IN(max)}I_Q$$
(1)

where:

V_{IN(max)} is the maximum input voltage,

V_{OUT(min)} is the minimum output voltage,

 $I_{OUT(\mbox{max})}$ is the maximum output current for the application, and

 I_Q is the quiescent current the regulator consumes at $I_{OUT(max)}$.

Once the value of $P_{D(max)}$ is known, the maximum permissible value of $R_{\Theta JA}$ can be calculated:

$$R_{\Theta JA} = \frac{150^{\circ}C - T_A}{P_D}$$
(2)

The value of $R_{\Theta JA}$ can then be compared with those in the package section of the data sheet. Those packages with $R_{\Theta JA}$'s less than the calculated value in equation 2 will keep the die temperature below 150°C.

In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heatsink will be required.



Figure 1. Single output regulator with key performance parameters labeled.

Heatsinks

A heatsink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air.

Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of $R_{\Theta JA}$.

$$\mathbf{R}_{\Theta JA} = \mathbf{R}_{\Theta JC} + \mathbf{R}_{\Theta CS} + \mathbf{R}_{\Theta SA} \tag{3}$$

where:

 $R_{\Theta IC}$ = the junction-to-case thermal resistance,

 $R_{\Theta CS}$ = the case-to-heatsink thermal resistance, and

 $R_{\Theta SA}$ = the heatsink-to-ambient thermal resistance.

 $R_{\Theta JC}$ appears in the package section of the data sheet. Like $R_{\Theta JA}$, it is a function of package type, $R_{\Theta CS}$ and $R_{\Theta SA}$ are functions of the package type, heatsink and the interface between them. These values appear in heat sink data sheets of heatsink manufacturers.

Package Specification

CS8182

PACKAGE DIMENSIONS IN mm (INCHES)

		D			
Lead Count	Met	Metric E		ıglish	
	Max	Min	Max	Min	
8 Lead SOIC Narrow	5.00	4.80	.197	.189	

Thern	nal Data	5 Lead D²PAK	8 Lead SOIC Narrow	
$R_{\Theta JC}$	typ	4.0	45	°C/W
$R_{\Theta JA}$	typ	10-50*	165	°C/W
* Dono	* Denore direct and the model and an effective of an interaction D			

PACKAGE THERMAL DATA



0.91 (.036)

0.10 (.004)

Ordering Information

1.70 (.067) REF -

4.57 (.180) 4.31 (.170)

Part Number	Description
CS8182YDP5	5 Lead D ² PAK
CS8182YDPR5	5 Lead D ² PAK (tape & reel)
CS8182YD8	8 Lead SOIC Narrow
CS8182YDR8	8 Lead SOIC Narrow (tape & reel)

ON Semiconductor and the ON Logo are trademarks of Semiconductor Components Industries, LLC (SCILLC). ON Semiconductor reserves the right to make changes without further notice to any products herein. For additional information and the latest available information, please contact your local ON Semiconductor representative.

2.79 (.110) 2.29 (.090)

.254 (.010) REF -

Notes

Notes

Notes