

Enhanced Voltage Mode PWM Controller

Description

The CS51227 is a fixed frequency, single output PWM controller using feed forward voltage mode control. Feed forward control provides superior line regulation and line transient response. This PWM controller has been optimized for high frequency primary side control operation. It has undervoltage lockout with 4.7V start up voltage

and 75µA start up current. One external capacitor can program the switching frequency up to 1MHz. The protection features include pulse-by-pulse current limit with leading edge blanking and thermal shutdown. The CS51227 is available in 8 lead SO narrow surface mount package.



Features

- **1MHz Frequency** Capability
- 4.7V Start-Up Voltage
- **Fixed Frequency Voltage** Mode Operation with **Feed Forward**
- **Undervoltage Lockout**
- 75µA Start-Up Current
- **Thermal Shutdown**
- **1A Sink/Source Gate Drive**
- **Pulse By Pulse Current** Limit with Leading Edge **Blanking**
- **50ns GATE Rise and Fall** Time (1nF load)
- Maximum Duty Cycle **Over 85%**
- **Programmable** Volt-Second Clamp

Package Options

8 Lead SO Narrow



Gnd

5V to 12V/2A Boost Converter



1

ON Semiconductor 2000 South County Trail, East Greenwich, RI 02818 Tel: (401)885-3600 Fax: (401)885-5786 N. American Technical Support: 800-282-9855 Web Site: www.cherry-semi.com

227	Absolute Maxim	um Ratings			
CS217 Pin Symbol	Lead Name	V _{MAX}	V _{MIN}	I _{SOURCE}	I _{SINK}
GATE	Gate Drive Output	20V	-0.3V	1.0A Peak 200mA DC	1.0A Peak 200mA DC
I _{SENSE}	Current Sense Input	6V	-0.3V	1mA	1mA
СТ	Timing Capacitor	6V	-0.3V	1mA	10mA
FF	Feed Forward	6V	-0.3V	1mA	25mA
COMP	Error Amp Output	6V	-0.3V	10mA	20mA
V _{FB}	Feedback Voltage	6V	-0.3V	1mA	1mA
V _{CC}	Power Supply	20V	-0.3V	10mA	1.0A Peak 200mA DC
Gnd	Ground	N/A	N/A	1.0A Peak 200mA DC	N/A
Operating Junct Storage Tempera ESD (Human Bo	ion Temperature, T _J ature Range, T _S ody Model) res Soldering: Reflew (SMD styles only)		60 500 1	may abovo 183°	150°C -65° to 150°C 2kV

$Electrical \ Characteristics: -40^{\circ}C < T_A < 85^{\circ}C; -40^{\circ}C < T_J < 125^{\circ}C; 4.7V < V_{CC} < 18V; C_T = 390 pF; unless \ otherwise \ stated.$

PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
■ Start/Stop Voltages					
Start Threshold		4.4	4.5	4.7	V
Stop Threshold		3.2	3.8	4.2	V
Hysteresis	Start – Stop	300	700	1400	mV
I _{CC} @ Startup	V _{CC} < UVL Start Thresh.		38	75	μΑ
■ Supply Current					
I _{CC} Operating	No load		10	16	mA
Overcurrent Protection					
Over Current Threshold	Ramp I _{SENSE}	0.27	0.30	0.33	V
I _{SENSE} to GATE Delay	$V_{FB} = 0.5V$ (no blanking)		60	125	ns
Error Amp					
Reference Voltage	V _{FB} connected to COMP	1.234	1.263	1.285	V
V _{FB} Input Current	$V_{FB} = 1.25 V$		1.3	2.0	μΑ
Open Loop Gain	(Note 1)	60	90		dB
Unity Gain Bandwidth	(Note 1)	1.5	2.5		MHz
COMP Sink Current	$COMP = 1.4V, V_{FB} = 1.45V$	3	12	32	mA
COMP Source Current	$COMP = 1.4V, V_{FB} = 1.15V$	1.0	1.7	2.4	mA
COMP High Voltage	$V_{FB} = 1.15V$	2.8	3.1	3.4	V
COMP Low Voltage	$V_{FB} = 1.45V$	75	150	300	mV
PSRR	Freq = 120Hz (Note 1)	60	85		dB

Electrical Characteristics: -40°C	$< T_A < 85^{\circ}C; -40^{\circ}C < T_J < 125^{\circ}C; 4.7V <$	V _{CC} < 18V;	C _T = 390pF; un	less otherwise	e stated.
PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
■ Oscillator					
Frequency Accuracy		200	235	270	KHz
Max Duty Cycle		85	90	95	%
Peak Voltage	(Note 1)	1.99	2.05	2.11	V
Valley Clamp Voltage		0.90	0.95	1.00	V
Valley Voltage	(Note 1)	0.90	0.95	1.00	V
Discharge Current		0.85	1.00	1.15	mA
Charge Current		95	115	135	μΑ
■ Gate Driver					
High Saturation Voltage	$\hline V_{CC} - V_{GATE}, V_{CC} = 10V, \\ I_{SOURCE} = 150 \text{mA}$		1.5	2.0	V
Low Saturation Voltage	V_{GATE} , $I_{SINK} = 150 mA$		1.2	1.5	V
High Voltage Clamp		11.0	13.5	16.0	V
Output UVL Leakage	$V_{GATE} = 0V$		1	50	μΑ
Rise Time	1nF load, V_{CC} = 18V, 1V < V_O < 9 V		32	50	ns
Fall Time	1nF load, V_{CC} = 18V, 9V < V_O < 1V		25	50	ns
Max GATE Voltage @ UVL	$I_{LOAD} = 100 \mu A$	0.4	0.7	1.5	V
■ Feed Forward (FF)					
Discharge Voltage	$I_{FF} = 2mA$		0.3	0.7	V
Discharge Current	FF = 1V	2	16	30	mA
FF to GATE Delay		50	75	125	ns
FF Max Voltage	$V_{FB} = 1.15V$	1.7	1.8	1.9	V
■ Blanking					
Blanking Time		50	150	250	ns
COMP Blanking Disable Threshold	$V_{FB} < 1V$	2.8	3.0	3.3	V
■ Thermal Shutdown					
Thermal Shutdown	(Note 1)	125	150	180	°C
Thermal Hysteresis	(Note 1)	5	10	15	°C

Note 1: Guaranteed by design, not 100% tested in production.

227	Package Lead Description				
CS51	PACKAGE LEAD #	LEAD SYMBOL	FUNCTION		
	8 Lead SO				
	1	GATE	External power switch driver with 1.0A peak capability. Rail-to-rail output occurs when the capacitive load is between 470pF and 10nF.		
	2	I _{SENSE}	Current sense comparator input.		
	3	FF	PWM ramp.		
	4	СТ	Timing capacitor C _T determines oscillator frequency.		
	5	V_{FB}	Feedback voltage input. Connected to the error amplifier inverting input.		
	6	COMP	Error amplifier output.		
	7	Gnd	Ground.		
	8	V _{CC}	Supply Voltage.		

Block Diagram



Theory of Operation

Feed Forward Voltage Mode Control

In conventional voltage mode control, the ramp signal is fixed and often generated by the oscillator. The output voltage is the only feedback path for regulation against load and line variations. Feed forward voltage mode uses the ramp signal driven by the input line, as shown in Figure1. Therefore, the ramp signal responds immediately to line change. At the start of each switch cycle, the FF pin capacitor is charged up through a resistor connected to the input line. Meanwhile, the Gate output is turned on to drive an external power switching device. When the FF pin voltage reaches the error amplifier output V_{COMP}, the PWM comparator turns off the Gate and the FF pin capacitor is quickly discharged by an internal current source.



Figure 1: Feed Forward Voltage Mode Control..



Figure 2: Pulse Width Modulated by Output Current with Constant Input Voltage.

Overall, the dynamics of the duty cycle are controlled by both input and output voltages. As shown in Figure 2, an elevated output voltage reduces V_{COMP} through the error amplifier. This in turn decreases the duty cycle and corrects the deviation of the output voltage. For line variation, the ramp signal responds immediately, which provides much improved line transient response. The delay associated with the power stage and feedback path has been totally avoided. As an example, shown in Figure 3, when the input line goes up, the slope of the ramp signal increases, reducing duty cycle to counteract the change.



Figure 3: Pulse Width Modulated by Input Voltage with constant Output Current.

The feed forward feature can also be employed to implement volt-second clamping, which limits the maximum product of input voltage and turn on time. This clamp is used in circuits, such as Forward and Flyback converters, to prevent the transformer from saturating. The calculation for volt-second clamping is presented in the Design Guidelines section.

Powering the IC & UVL

The internal logic monitors the supply voltage to ensure the controller has enough operating headroom. The V_{REF} block provides power to the controller's logic. The $V_{REF(OK)}$ comparator monitors the internal 3.3V V_{REF} line and flags a fault if V_{REF} falls below 3.1V.

The Undervoltage Lockout (UVL) comparator has two voltage references; the start and stop thresholds. During power-up, the UVL comparator disables V_{REF} (which inturn disables the entire IC) until the controller reaches its V_{CC} start threshold. During power-down, the UVL comparator allows the controller to operate until the V_{CC} stop threshold is reached. The CS51227 requires only 50µA during startup. During low V_{CC} and abnormal operation conditions, the output stage is held at a low level, low impedance state.

Current Sense and Over Current Protection

The I_{SENSE} pin monitors the switch current for pulse by pulse current limit. When the I_{SENSE} pin voltage exceeds the internal threshold (0.3V typical), the current limit comparator immediately turns off the Gate signal. The Gate will then stay off for the remainder of the cycle. Various techniques, such as using current sensing resistor or current transformer, are widely adopted to generate the current signal.

The current sense signal is prone to leading edge spikes caused by switching transitions. A RC low-pass filter can effectively reduce the spikes and avoid premature triggering. However, the low pass filter will inevitably change the shape of the current pulse and also add cost. The CS51227 has built-in leading edge blanking circuitry that blocks out the first 150ns (typ) of each current pulse. This feature removes the leading edge spikes without altering the current waveform. Blanking is disabled when the COMP pin voltage exceeds 3.0V (typ). This feature reduces the minimum duty cycle during an output short or overload condition.

Design Guidelines

Programming Oscillator Frequency

The switching frequency is set by the capacitor connected to the CT pin. The CT pin voltage oscillates between 1V and 2V. The ratio of the charge and discharge currents sets the maximum duty cycle to be 90%. Use the following equation to select C_T ,

$$C_{\rm T} = \frac{9.027 \times 10^7}{fs}$$

where *f*s = switching frequency

 C_{T} = capacitance in pF

When C_T is less than 100pF, parasitic capacitance associated with the CT pin starts to impact frequency accuracy. Figure 4 shows typical oscillator frequency vs. C_T value.



Figure 4: Typical Performance Characteristics: Oscillator frequency vs. CT.

Component Selection for Feed Forward Ramp

FF discharge voltage and FF maximum voltage limit the maximum voltage rise on the FF pin to 1.5V typical. This provides the volt-second clamp feature when the FF pin is driven by the input line. If the line voltage is much greater than the FF pin voltage, the charge current is approximately equal to $V_{\rm IN}/R$ where R is the resistor connecting the FF pin and input line. The voltage second clamp then has the form of:

$$V_{IN} \times T_{ON} = 1.5 \times R \times C_{FF}$$

One can select $\mathrm{RC}_{\mathrm{FF}}$ to prevent magnetic devices from saturating.

In a buck or forward converter, the error amplifier output $V_{COMP}\xspace$ is equal to:

$$V_{\text{COMP}} = \frac{V_{\text{OUT}} \times T_{\text{S}}}{N \times R \times C_{\text{FF}}} + 0.3V$$

where:

N = transformer turns ratio (use 1 for buck converter) Ts = switching period

This equation shows that the error amplifier output is independent of the input voltage. Therefore, the system does not rely on the error amplifier to respond to line variations. This excludes the delay associated with the error amplifier. The line regulation is also greatly improved because both error amplifier and ramp signal can contribute to DC regulation.

Select Feedback Voltage Divider

As shown in Figure 5, the voltage divider output feeds the FB pin which connects to the inverting input of the error amplifier. The non-inverting input of the error amplifier is connected to a 1.263V reference voltage. The FB pin has an input current which has to be taken into account for accurate output voltage programming. The following equation can be used to calculate the R1 and R2 value:

$$\frac{\text{R2}}{\text{R1} + \text{R2}} \times \text{V}_{\text{OUT}} = 1.263 - \nabla$$

where ∇ is the correction factor.

$$\nabla = (\text{Ri} + \text{R1}//\text{R2}) \times \text{Ier}$$

Ri = DC resistance between the FB pin and the voltage divider output, as shown in Figure 5.

Ier = FB pin input current, 1.3μ A typical.



Figure 5: The feedback voltage divider design has to consider the error amplifier input current.

Thermal Management

The CS51227 will enter thermal shutdown when the junction (die surface) temperature exceeds 150°C, typical. 10°C typical thermal hysteresis will prevent part cycling, or a "chattering" startup near the shutdown temperature. Junction temperature is a function of the ambient temperature, thermal resistance of the die and package, and the power dissipated by the package and leads.

CS51227

Package Specification

PACKAGE DIMENSIONS IN mm (INCHES)

	D				
Lead Count	Me	English			
	Max	Min	Max	Min	
8 Lead SO Narrow	5.00	4.80	.197	.189	

PACKAGE THERMAL DATA			
Therma	al Data	8L SO Narrow	
$R_{\Theta JC}$	typ	45	°C/W
$R_{\Theta JA}$	typ	165	°C/W



Ordering Information				
Part Number	Description			
CS51227ED8	8 Lead SO Narrow			
CS51227EDR8	8 Lead SO Narrow (tape & reel)			

ON Semiconductor and the ON Logo are trademarks of Semiconductor Components Industries, LLC (SCILLC). ON Semiconductor reserves the right to make changes without further notice to any products herein. For additional information and the latest available information, please contact your local ON Semiconductor representative.