

# 1.2A Switching Regulator, and 5V, 100mA Linear Regulator with **RESET**

## Description

The CS2001 is a smart power supply ASIC utilized in automotive airbag systems. It contains a current-mode switching regulator with a 1.2A on-chip switch and a 5V, 100mA linear regulator. The linear output capacitor must be 3.3 $\mu$ F or greater with an ESR in the range of 100m $\Omega$  to 1 $\Omega$ . If the ESR of the cap is less than 100m $\Omega$ , a series resistor must be used. The switcher can be configured in either a boost or flyback topology. The boost topology (shown below) produces energy reserve voltage VER which is externally adjustable (25V maximum) through the resistor divider connected to the V<sub>FB</sub> pin. In the event of fault conditions that produce V<sub>FB</sub> either open or shorted, the switcher is shut down.

Under normal operating conditions (V<sub>BAT</sub> > 8V), the current loading on the linear regulator is directed through V<sub>BAT</sub>. A low battery or loss of battery condition switches the supply for the linear regulator from V<sub>BAT</sub> to VER and shuts down the switcher using the

ASIC's internal "smartswitch". This switchover feature minimizes the power dissipation in both the linear and switcher output devices and saves the cost of using a larger inductor.

The NERD (No Energy Reserve Detected) pin is a dual function output. If V<sub>OUT</sub> is not in regulation, it provides a Power On Reset function whose time interval is externally adjustable with the capacitor. This interval can be seen on the RESETB pin, which allows for clean power-up and power-down of the microprocessor. Once V<sub>OUT</sub> is in regulation, the logic level of the NERD output (usually low) indicates to the microprocessor whether or not the VER pin is connected.

A switched-capacitor voltage tripler accepts input voltage VER and produces output voltage V<sub>CHG</sub> (typically VER +8V). This voltage is used in the system to drive high-side FETS.


This part is capable of withstanding a 50V peak transient voltage. The linear regulator will not shut down during this event.

## Features


- **Linear Regulator**  
5V  $\pm$ 2% @ 100mA
- **Switching Regulator**  
1.2A Peak Internal Switch
- **Voltage Tripler**
- **Smart Functions**  
Smartswitch  
**RESET**  
Energy Reserve Status
- **Protection**  
Overtemperature  
Current Limit  
50V Peak Transient  
Capability

## Package Options

**20 Lead SO Wide**  
(internally fused leads)



## Application Diagram



## Absolute Maximum Ratings

V <sub>BAT</sub> .....	-0.5V to 25V
VER.....	-0.5V to 25V
V <sub>OUT</sub> .....	-0.5V to 7V
Digital Input/Output Voltage.....	-0.5V to 7V
Peak Transient Voltage (36V Load Dump @ 14V battery voltage).....	50V
Storage Temperature Range.....	-55° to 150°C
Junction to Free Air Thermal Impedance.....	55°C/W
ESD Susceptibility (Human Body Model).....	4kV
Lead Temperature Soldering: Reflow (SMD styles only).....	60 sec. max above 183°C, 230°C peak
T <sub>A</sub> .....	-40°C to 85°C
T <sub>J</sub> .....	-40°C to 150°C

**Electrical Characteristics:  $8V \leq V_{BAT} \leq 16V$ ,  $8V \leq VER \leq 25V$ ,  $1mA \leq I_{V(OUT)} \leq 100mA$ ,  
T<sub>TEST</sub> = -40°C to 125°C, unless otherwise specified.**


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>■ Linear Regulator</b>					
Output Voltage	Output driven from V <sub>BAT</sub> : VER = 25V	4.9		5.1	V
	Output driven from VER: V <sub>BAT</sub> = 0V	4.9		5.1	V
Regulator Bias Current (from V <sub>BAT</sub> )	I <sub>V(BAT)</sub> @ I <sub>V(OUT)</sub> = -100mA, SWSD = 4V, V <sub>BAT</sub> = 16V, VER = 25V T = -40°C T = 25°C T = 125°C			8	mA
				7	mA
				6	mA
Regulator Bias Current (from VER)	I <sub>VER</sub> @ I <sub>V(OUT)</sub> = -100mA SWSD = 4V, V <sub>BAT</sub> = 0V, VER = 25V T = -40°C T = 25°C T = 125°C			11	mA
				9	mA
				8	mA
Dropout Voltage V <sub>BAT</sub> - V <sub>OUT</sub>	VER = 25V, I <sub>V(OUT)</sub> = -100mA (probe only)			1.5	V
Dropout Voltage VER - V <sub>OUT</sub>	V <sub>BAT</sub> = 0V, I <sub>V(OUT)</sub> = -100mA			1.5	V
Smart Switch Threshold V <sub>BAT</sub> to VER	VER = 25V, I <sub>V(OUT)</sub> = -50mA	6.5		8.0	V
Smart Switch Threshold Hysteresis	VER = 25V, I <sub>V(OUT)</sub> = -50mA	0.5		1.0	V
V <sub>OUT</sub> Output Noise	V <sub>BAT</sub> = 16V, VER = 25V, I <sub>V(OUT)</sub> = -1mA C = 10μF, ESR = 0.5Ω			0.050	V
Line Regulation				0.025	V
Load Regulation				0.025	V
Output Current Limit		120			mA
<b>■ Switching Regulator</b>					
<b>VER = 25V, I<sub>V(OUT)</sub> = -1mA</b>					
Switching Frequency	C <sub>PUMP</sub> = 270pF, R <sub>I(BIAS)</sub> = 30.1kΩ	135	150	165	kHz
Pump Drive Current	ΔI <sub>V(BAT)</sub> for 0A ≤ I <sub>V(SW)</sub> ≤ 1.2A			50	mA
Switch Saturation Voltage	I <sub>V(SW)</sub> = 1.2A			1.6	V
Output Current Limit		1.2		2.4	A
V <sub>FB</sub> Regulation		1.238	1.270	1.303	V
V <sub>FB</sub> Input Current	V <sub>FB</sub> above short low detection level			1	μA
V <sub>FB</sub> Input Shorted Low Detection Level		200	250	300	mV

**Electrical Characteristics:  $8V \leq V_{BAT} \leq 16V$ ,  $8V \leq VER \leq 25V$ ,  $1mA \leq I_{V(OUT)} \leq 100mA$ ,  
 $T_{TEST} = -40^{\circ}C$  to  $125^{\circ}C$ , unless otherwise specified.**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>■ Switching Regulator: continued</b>					
$C_{PUMP}$ Short detection threshold		200	250	300	mV
Maximum Duty Cycle		80		95	%
$V_{SW}$ Leakage Current	$I_{V(SW)}$ @ $V_{SW} = 50V$ , $SWSD = V_{OUT}$			100	$\mu A$
<b>■ Voltage Tripler</b> $V_{BAT} = 16V$ , $I_{V(OUT)} = -1mA$ , $C_{CHG} = 1.5\mu F$					
Output Voltage Clamp $V_{CHG} - VER$	$VER = 8V$ , $I_{V(CHG)} = -30\mu A$ $VER = 12V$ , $I_{V(CHG)} = -90\mu A$	6.25	8.00	13.00	V
Initial Charge Time	$C_{CHG} = 0.15\mu F$ , $VER = 8V$ , $V_{CHG} = 14.25V$			30	ms
Maximum Output Voltage Clamp $V_{CHG}$		25	32.5	40	V
Output Voltage Clamp $V_{CHG}$	$VER = 28V$ , $I_{V(CHG)} = 0\mu A$	25	32.5	40	V
Short Circuit Path Current Limit $VER$ to $V_{CHG}$				3	mA
<b>■ RESETB OUTPUT</b> $V_{BAT} = 0V$					
High Threshold	$V_{OUT}$ increasing	4.525	4.750	4.850	V
Low Threshold	$V_{OUT}$ decreasing	4.500	4.650	4.825	V
Hysteresis		25	100	200	mV
Output Low Voltage	$V_{OUT} = 1.0V$ , $I_{RESETB} = 100\mu A$ $I_{RESETB} = 1mA$ , $V_{OUT} = 4.5V$			0.5	V
Pull-Up Resistor	RESETB = 1V	25	50	100	k $\Omega$
<b>■ SWSD INPUT</b> $V_{BAT} = 16V$ , $VER = 25V$ , $I_{V(OUT)} = -1mA$					
High Threshold				$0.7 \times V_{OUT}$	V
Low Threshold		$0.3 \times V_{OUT}$			V
Input Impedance	referenced to ground	10	20	40	k $\Omega$
<b>■ NERD OUTPUT</b> $V_{BAT} = 16V$ , $I_{V(OUT)} = -1mA$ , $C_{NERD} = 0.47\mu F$					
VER Detection Voltage		1.5		6.5	V
Output Low Voltage	$I_{NERD} = 1mA$ , $V_{OUT} = 4.5V$			0.5	V
Pull-Up Current	NERD = 0.5V	30	40	50	$\mu A$
Power on Delay		6.25	8.5	11	ms
Clamping Voltage (low)	VER present	1.00	1.25	1.50	V
Clamping Voltage (high)	VER not present	3.50	3.75	4.00	V
<b>■ GENERAL</b>					
VER Load Current	$VER = 25V$ , $V_{BAT} = 16V$ , $I_{V(OUT)} = -100mA$ $T = -40^{\circ}C$ $T = 25^{\circ}C$ $T = 125^{\circ}C$			5	mA
Thermal Shutdown	(guaranteed by design)	160		210	$^{\circ}C$

## Package Pin Description

PACKAGE PIN #	PIN SYMBOL	FUNCTION
<b>20 Lead SO Wide</b> <i>(internally fused leads)</i>		
1	VER	Energy reserve input.
2	V <sub>BAT</sub>	Battery input.
3	V <sub>FB</sub>	Charge PUMP control voltage input.
4	Gnd1	Ground.
5	Gnd2	Ground.
6	Gnd3	Ground.
7	Gnd4	Ground.
8	V <sub>SW</sub>	Charge PUMP switch collector.
9	SWSD	Charge PUMP shutdown input.
10	COMP	Charge PUMP compensation pin.
11	C <sub>PUMP</sub>	Charge PUMP timing cap input.
12	I <sub>BIAS</sub>	Reference current resistor pin.
13	V <sub>CHG</sub>	Switched cap voltage tripler output.
14	Gnd5	Ground.
15	Gnd6	Ground.
16	Gnd7	Ground.
17	Gnd8	Ground.
18	NERD	No energy reserve detected output.
19	RESETB	Reset output.
20	V <sub>OUT</sub>	Linear regulator output.



Circuit Description

Figure 1 is an oscilloscope waveform showing the charge pump collector voltage, collector current and the charge pump timing capacitor during normal operation with  $I_{VER} = 30\text{mA}$ .

Figure 2 is an oscilloscope waveform showing the voltage tripler output and the energy reserve input during power up.





Figure 1. Typical operation with  $I_{VER} = 30\text{mA}$ .

Figure 2. Startup with  $R_{V(CHG)} = 510\text{k}$ .

## Package Specification


### PACKAGE DIMENSIONS IN mm (INCHES)

Lead Count	D			
	Metric		English	
	Max	Min	Max	Min
24 Lead SO Wide	13.00	12.60	.512	.496

### PACKAGE THERMAL DATA

Thermal Data		20 Lead SO Wide (internally fused leads)	
$R_{\theta JC}$	typ	9	$^{\circ}\text{C}/\text{W}$
$R_{\theta JA}$	typ	55	$^{\circ}\text{C}/\text{W}$

### Surface Mount Wide Body (DW); 300 mil wide



### Ordering Information

Part Number	Description
CS2001YDWF20	20 Lead SO Wide (internally fused leads)
CS2001YDWFR20	20Lead SO Wide (internally fused leads) (tape & reel)

ON Semiconductor and the ON Logo are trademarks of Semiconductor Components Industries, LLC (SCILLC). ON Semiconductor reserves the right to make changes without further notice to any products herein. For additional information and the latest available information, please contact your local ON Semiconductor representative.



