


PHASE LOCK LOOP CLOCK DRIVER

—TOP VIEW—



PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL
1	—	Vcc	25	—	VVcc
2	O	1Y0	26	O	3Y3
3	O	1Y1	27	O	3Y2
4	—	GND	28	—	GND
5	—	GND	29	—	GND
6	O	1Y2	30	O	3Y1
7	O	1Y3	31	O	3Y0
8	—	Vcc	32	—	Vcc
9	I	1G	33	I	3G
10	—	GND	34	—	GND
11	—	AVcc	35	O	FBOUT
12	I	CLK	36	—	AGND
13	—	AGND	37	I	FBIN
14	—	AGND	38	—	AVcc
15	—	GND	39	—	GND
16	I	2G	40	I	4G
17	—	Vcc	41	—	Vcc
18	O	2Y0	42	O	4Y3
19	O	2Y1	43	O	4Y2
20	—	GND	44	—	GND
21	—	GND	45	—	GND
22	O	2Y2	46	O	4Y1
23	O	2Y3	47	O	4Y0
24	—	Vcc	48	—	Vcc

INPUTS					OUTPUTS				
1G	2G	3G	4G	CLK	1Y	2Y	3Y	4Y	FBOUT
x	x	x	x	0	0	0	0	0	0
0	0	0	0	1	0	0	0	0	1
0	0	0	1	1	0	0	0	1	1
0	0	1	0	1	0	0	1	0	1
0	0	1	1	1	0	0	1	1	1
0	1	0	0	1	0	1	0	0	1
0	1	0	1	1	0	1	0	1	1
0	1	1	0	1	0	1	1	0	1
0	1	1	1	1	0	1	1	1	1
1	0	0	0	1	1	0	0	0	1
1	0	0	1	1	1	0	0	1	1
1	0	1	0	1	1	0	1	0	1
1	0	1	1	1	1	0	1	1	1
1	1	0	0	1	1	1	0	0	1
1	1	0	1	1	1	1	0	1	1
1	1	1	0	1	1	1	1	0	1
1	1	1	1	1	1	1	1	1	1

0 : LOW LEVEL

1 : HIGH LEVEL

x : DON'T CARE

CDC516DGGR (2/2)

