

ADVANCE INFORMATION

CDC3207G-B V3.0 Automotive Controller Specification



Contents

Page	Section	Title
3	1.	Introduction
3	1.1.	Features
5	1.2.	Abbreviations
6	1.3.	Block Diagram
7	2.	Packages and Pins
7	2.1.	Package Outline Dimensions
8	2.2.	Pin Assignment
9	2.3.	External Components
11	3.	Electrical Characteristics
11	3.1.	Absolute Maximum Ratings
12	3.2.	Recommended Operating Conditions
13	3.3.	Characteristics
14	3.4.	Recommended Quartz Crystal Characteristics
15	4.	CPU and Clock System
17	5.	Memory and Boot System
19	6.	Core Logic
19	6.1.	Control Word CW
21	7.	Hardware Options
21	7.1.	Functional Description
22	8.	Data Sheet History

All information and data contained in this data sheet are without any commitment, are not to be considered as an offer for conclusion of a contract, nor shall they be construed as to create any liability. Product or development sample availability and delivery are exclusively subject to our order confirmation form. By this publication, Micronas GmbH does not assume responsibility for patent infringements or other rights of third parties which may result from its use. Micronas GmbH's written consent must be obtained for reprinting.

1. Introduction

The device is a microcontroller for use in automotive applications. The on-chip CPU is ARM® processor ARM7TDMI™ with 32bit data and address bus, which supports Thumb™ format instructions.

The chip contains timer/counters, interrupt controller, multi channel AD converter, stepper motor and LCD driver, CAN

interfaces and PWM outputs and a crystal clock multiplying PLL.

This document provides MCM Flash hardware specific information. General information on operating the IC can be found in the document “CDC32xxG-B V3.0 Hardware Manual and CDC3205G-B Data Sheet”.

1.1. Features

Table 1–1: CDC32xxG Family Feature List

This Device:				
Item	CDC3205G-A EMU	CDC3205G-B EMU	CDC3207G-B MCM Flash	Example Mask ROM Part
Core				
CPU	32bit ARM7TDMI™			
CPU operation modes	DEEP SLOW, SLOW, FAST and PLL			
CPU clock multiplication	PLL delivering up to 24MHz	PLL delivering up to 50MHz		
EMI Reduction Mode	-	selectable in PLL mode		
Quartz oscillator	4 to 5MHz			
RAM, 32bit wide	16kByte	32kByte	32kByte	12kByte
ROM	ROMless, Flash Port for connection of external program storage with up to 16Mbyte, internal 4KByte Boot ROM	ROMless, Flash Port for connection of external program storage with up to 16Mbyte, internal 8KByte Boot ROM	512kByte Flash EEPROM, top boot configuration, internal 8KByte Boot ROM	256kByte ROM
Digital Watchdog	✓			
Central Clock Divider	✓			
Interrupt Controller expanding IRQ	40 inputs,16 priority levels			32 inputs,16 priority levels
Port Interrupts including Slope Selection	6 inputs			
Patch Module	-			6 ROM locations
Boot System	allows in-system downloading of external code to Flash memory via JTAG			-

All information and data contained in this data sheet are without any commitment, are not intended to be used as a basis for any design or development, and are not intended to be used as a basis for any design or development. Product or development sample availability and delivery are exclusively subject to our order confirmation form. By this publication, Micronas GmbH does not assume responsibility for patent infringements or other rights of third parties which may result from its use. Micronas GmbH's written consent must be obtained for reprinting.

Table 1–1: CDC32xxG Family Feature List

This Device:				
Item	CDC3205G-A EMU	CDC3205G-B EMU	CDC3207G-B MCM Flash	Example Mask ROM Part
Analog				
Reset/Alarm	Combined Input for Regulator Input Supervision			
Clock and Supply Supervision	✓			
10 Bit ADC, charge balance type	16 channels (6 selectable as digital input)	16 channels (each selectable as digital input)		
ADC Reference	VREF Pin	VREF Pin, P1.0 Pin, P1.1 Pin or VREFINT Internal Bandgap selectable		
Comparators	P06COMP with 1/2 AVDD reference	P06COMP with 1/2 AVDD reference, WAITCOMP with Internal Bandgap reference		
LCD	Internal processing of all analog voltages for the LCD driver			
Communication				
DMA	1 DMA Channel for servicing a port or an SPI	3 DMA Channels, one each for servicing the Graphics Bus interface, SPI0 and SPI1		
UART	2: UART0 and UART1			
Synchronous Serial Peripheral Interfaces	2: SPI0 and SPI1			
Full CAN modules V2.0B	3: CAN0, CAN1 and CAN2 with 256bytes of object RAM each (LCAN0009)	3: CAN0, CAN1 and CAN2 with 512bytes of object RAM each (LCAN0009)		2: CAN0 and CAN1 with 512bytes of object RAM each (LCAN0009)
DIGITbus	1 master module			
I ² C	2 master modules: I2C0 and I2C1			
Input & Output				
Universal Ports selectable as 4:1 mux LCD Segment/Backplane lines or Digital I/O Ports	up to 54 I/O or 50 LCD segment lines (=200 segments)	up to 52 I/O or 48 LCD segment lines (=192 segments), individually configurable as I/O or LCD		
Universal Port Slew Rate	Mask selectable	SW selectable		
Stepper Motor Control Modules with high current ports	7 Modules, 32 dl/dt controlled ports			
PWM Modules, each configurable as two 8Bit PWMs or one 16Bit PWM	6 Modules: PWM0/1, PWM2/3, PWM4/5, PWM6/7, PWM8/9 and PWM10/11			
Phase-Frequency Modulator	-	1: PFM0		
Audio Module with auto-decay	✓			
SW selectable Clock outputs	2			

All information and data contained in this data sheet are without any commitment, are not to be considered as an offer for conclusion of a contract, nor shall they be construed as to create any liability. Product or development sample availability and delivery are exclusively subject to our order confirmation form. By this publication, Micronas GmbH does not assume any responsibility for patent infringements or other rights of third parties which may result from its use. Micronas GmbH's written consent must be obtained for reprinting.

Table 1–1: CDC32xxG Family Feature List


This Device:				
Item	CDC3205G-A EMU	CDC3205G-B EMU	CDC3207G-B MCM Flash	Example Mask ROM Part
Timers & Counters				
16bit free running counters with Capture/Compare modules	CCC0 with 4 CAPCOM CCC1 with 2 CAPCOM			
16bit timers	1: T0			
8bit timers	4: T1, T2, T3 and T4			
Miscellaneous				
Scalable layout in CAN, RAM and ROM	-		✓	✓
Various randomly selectable HW options	Most options SW programmable, copy from user program storage during system start-up			Mask programmed according to user specification
JTAG test interface	✓		allows Flash programming	✓
On Chip Debug Aids	Embedded Trace Module, JTAG		JTAG	
Core Bond-Out	✓		-	
Supply Voltage	4.5 to 5.5V	3.5 to 5.5V (limited I/O performance below 4.5V)		
Ambient Temperature Range	-40 to +85C			
Package				
Type	Ceramic 257PGA		Plastic 128QFP 0.5mm pitch	
Bonded Pins	256		128	

ARM® and Thumb® are the registered trademarks of ARM Limited.
ARM7TDMI™ is the trademark of ARM Limited.

1.2. Abbreviations

AM	Audio Module	UART	Universal Asynchronous Receiver Transmitter
CAN	Controller Area Network Module	WAITCOMP	Wait Comparator
CAPCOM	Capture/Compare Module		
CCC	Capture/Compare Counter		
CPU	Central Processing Unit		
DMA	Direct Memory Access Module		
ERM	EMI Reduction Mode		
ETM	Embedded Trace Module		
ICU	Interrupt Controller		
I2C	I ² C Interface Module		
LCD	Liquid Crystal Display Module		
P06COMP	P0.6 Alarm Comparator		
PINT	Port Interrupt Module		
PWM	8Bit Pulse Width Modulator Module		
SM	Stepper Motor Control Module		
SPI	Serial Synchronous Peripheral Interface		
T	Timer		

1.3. Block Diagram



All information and data contained in this data sheet are without any commitment, are not to be considered as an offer for conclusion of a contract, nor shall they be construed as to create any liability. Product or development sample availability and delivery are exclusively subject to our order confirmation form. By this publication, Micronas GmbH does not assume any responsibility for patent infringements or other rights of third parties which may result from its use. Micronas GmbH's written consent must be obtained for reprinting.

Fig. 1–1: CDC3207G-B block diagram

2. Packages and Pins

2.1. Package Outline Dimensions




Fig. 2–1: PQFP128 Plastic Quad Flat Pack 128-Pin (Weight approx. 1.61g. Dimensions in mm)

All information and data contained in this data sheet are without any commitment, are not to be considered as an offer for conclusion of a contract, nor shall they be construed as to create any liability. Product or development sample availability and delivery are exclusively subject to our order confirmation form. By this publication, Micronas GmbH does not assume responsibility for patent infringements or other rights of third parties which may result from its use. Micronas GmbH's written consent must be obtained for reprinting.

All information and data contained in this data sheet are without any commitment, and are not to be considered as an offer for conclusion of a contract, nor shall they be considered as creating any liability. Product or development sample availability and delivery are exclusively subject to our order confirmation form. By this publication, Micronas GmbH does not assume responsibility for patent infringements or other rights of third parties which may result from its use. Micronas GmbH's written consent must be obtained for reprinting.

2.3. External Components

To provide effective decoupling and to improve EMC behavior, the small decoupling capacitors must be located as close to the supply pins as possible. The self-inductance of these capacitors and the parasitic inductance and capacitance of the interconnecting traces determine the self-resonant frequency of the decoupling network. Too low a frequency will reduce decoupling effectiveness, will increase RF emissions and may adversely affect device operation.

XTAL1 and XTAL2 quartz connections are especially sensitive to capacitive coupling from other pc board signals. It is

strongly recommended to place quartz and oscillation capacitors as close to the pins as possible and to shield the XTAL1 and XTAL2 traces from other signals by embedding them in a VSS trace.

The RESETQ pin adjacent to XTAL2 should be supplied with a small capacitor, to prevent fast RESETQ transients from being coupled into XTAL2, and to prevent XTAL2 from coupling into RESETQ.




Fig. 2-3: CDC3207G-B: Recommended external supply and quartz connection

All information and data contained in this data sheet are without any commitment, are not to be considered as an offer for conclusion of a contract, nor shall they be construed as to create any liability. Product or development sample availability and delivery are exclusively subject to our order confirmation form. By this publication, Micronas GmbH does not assume responsibility for patent infringements or other rights of third parties which may result from its use. Micronas GmbH's written consent must be obtained for reprinting.

3. Electrical Characteristics

3.1. Absolute Maximum Ratings

Table 3–1: $UV_{SS}=HV_{SSn}=FV_{SS}=AV_{SS}=0V$

Symbol	Parameter	Pin Name	Min.	Max.	Unit
V_{SUP}	Main Supply Voltage Analog Supply Voltage SM Supply Voltage	UVDD AVDD HVDD0 .. HVDD3	-0.3	6.0	V
V_{EXT}	External Flash Supply Voltage	FVDD	-0.3	4.0	V
	External Core Supply Voltage External Regulated Analog Supply Voltage	VDD BVDD	-0.3	3.0	V
I_{SUP}	Core Supply Current Main Supply Current	VDD, VSS, UVDD, UVSS	-100	100	mA
	Analog Supply Current	AVDD, AVSS	-20	20	
	SM Supply Current @ $T_j=105^{\circ}C$, Duty Factor=0.71 ¹⁾	HVDD0 .. HVDD3 HVSS0 .. HVSS3	-250	250	
	FVDD Regulator Output Current	FDD, FVSS	-50	50	
	BVDD Regulator Output Current	BVDD	-20	20	
V_{in}	Input Voltage	U-Ports, XTAL, RESETQ, TEST, TEST2	$UV_{SS}-0.5$	$UV_{DD}+0.7$	V
		P-Ports VREF	$UV_{SS}-0.5$	$AV_{DD}+0.7$	V
		H-Ports	$HV_{SS}-0.5$	$HV_{DD}+0.7$	V
I_{in}	Input Current	all Inputs	0	2	mA
I_o	Output Current	U-Ports, RESETQ, WAITH	-5	5	mA
		H-Ports	-60	60	mA
t_{oshsl}	Duration of Short Circuit to UVSS or UVDD, Port SLOW Mode enabled	U-Ports, except in DP Mode		indefinite	s
T_j	Junction Temperature under Bias		-45	115	$^{\circ}C$
T_s	Storage Temperature		-45	125	$^{\circ}C$
P_{max}	Maximum Power Dissipation			0.8	W

¹⁾ This condition represents the worst case load with regard to the intended application

Stresses beyond those listed in the “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only. Functional operation of the device at these or any other conditions beyond those indicated in the “Recommended Operating Conditions/Characteristics” of this specification is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.

3.2. Recommended Operating Conditions

Do not insert the device into a live socket. Instead, apply power by switching on the external power supply.

Keep $UV_{DD}=AV_{DD}$ during all power-up and power-down sequences.

Failure to comply with these recommendations will result in unpredictable behavior of the device and may result in device destruction.

Table 3–2: $UV_{SS}=HV_{SSn}=FV_{SS}=AV_{SS}=0V$

Symbol	Parameter	Pin Name	Min.	Typ	Max.	Unit
V_{SUP}	Main Supply Voltage Analog Supply Voltage	UV_{DD} AV_{DD}	3.5	5	5.5	V
HV_{SUP}	SM Supply Voltage	HV_{DDn}	4.75	5	5.25	V
V_{EXT}	External Flash Supply Voltage	FV_{DD}	3	3.3	3.6	V
	External Core Supply Voltage External Regulated Analog Supply Voltage	V_{DD} BV_{DD}	2.25	2.5	2.75	V
dV_{DD}	Ripple, Peak to Peak	UV_{DD} AV_{DD} BV_{DD} FV_{DD} V_{DD}			200	mV
dV_{DD}/dt	Supply Voltage Up/Down Ramping Rate	UV_{DD} AV_{DD}			20	V/ μ s
f_{XTAL}	XTAL Clock Frequency	XTAL1	4		5	MHz
f_{SYS}	CPU Clock Frequency, PLL on		For a list of available settings see Tables 4–1 and 4–2.			
f_{BUS}	Program Storage Clock Frequency, PLL on					
V_{il} (see Table 2-2 for a list of input types and their supply voltages)	Automotive Low Input Voltage	U-Ports H-Ports P-Ports			$0.5 \times V_{DD}$	V
	CMOS Low Input Voltage	U-Ports, TEST, TEST2 H-Ports P-Ports			$0.3 \times V_{DD}$	V
V_{ih} (see Table 2-2 for a list of input types and their supply voltages)	Automotive High Input Voltage	U-Ports H-Ports P-Ports	$0.86 \times V_{DD}$			V
	CMOS High Input Voltage	U-Ports, TEST, TEST2 H-Ports P-Ports	$0.7 \times V_{DD}$			V
RV_{il}	Reset Active Input Voltage	RESETQ			0.75	V
RV_{im}	Reset Inactive and Alarm Active Input Voltage	RESETQ	1.5		2.3	V
RV_{ih}	Reset Inactive and Alarm Inactive Input Voltage	RESETQ	3.2			V
V_{REFi}	Ext. ADC Reference Input Voltage	VREF	2.56		AV_{DD}	V

All information and data contained in this data sheet are without any commitment, are not to be considered as an offer for conclusion of a contract, nor shall they be construed as to create any liability. Product or development sample availability and delivery are exclusively subject to our order confirmation form. By this publication, Micronas GmbH does not assume any responsibility for patent infringements or other rights of third parties which may result from its use. Micronas GmbH's written consent must be obtained for reprinting.

3 DEC 01

Table 3–2: $UV_{SS}=HV_{SSn}=FV_{SS}=AV_{SS}=0V$

Symbol	Parameter	Pin Name	Min.	Typ	Max.	Unit
PV _i	ADC Port Input Voltage referenced to int. VREF Reference	P-Ports	0		V _{REFi}	V
	ADC Port Input Voltage referenced to ext. VREFINT Reference		0		V _{REFINT}	
Clock Input from External Generator						
XV _{il}	Clock Input Low Voltage	XTAL1			0.2*V _{DD}	V
XV _{ih}	Clock Input High Voltage	XTAL1	0.8*V _{DD}			V
D _{XTAL}	Clock Input High to Low Ratio	XTAL1	0.45		0.55	

3.3. Characteristics

Listed are only those characteristics that are differing from Chapter 3.3 of Document “CDC32xxG-B V3.0, Automotive Controller Hardware Manual, CDC3205G-B EMU Data Sheet”

Table 3–3: $UV_{SS}=FV_{SS}=HV_{SSn}=AV_{SS}=0V$, $3.5V < AV_{DD}=UV_{DD} < 5.5V$, $4.75V < HV_{DDn} < 5.25V$, $T_{CASE}=-40$ to $+85^{\circ}C$, $f_{XTAL}=5MHz$, external components according to Fig. 2–3

Symbol	Parameter	Pin Na.	Min.	Typ.	Max.	Unit	Test Conditions
Package							
R_{thjc}	Thermal Resistance from Junction to Case			25		C/W	
R_{thja}	Thermal Resistance from Junction to Ambient			60		C/W	
Supply Currents (CMOS levels on all inputs, no loads on outputs)							
UI_{DDp}	UVDD PLL Mode Supply Current	UVDD			50	mA	CPU PLL Mode ON, Flash Read, $f_{SYS}=24MHz$
UI_{DDprog}	VDD Flash Program Supply Current	UVDD			45	mA	CPU FAST Mode ON, Flash Write/Erase, all Modules OFF, ²⁾
UI_{DDf}	UVDD FAST Mode Supply Current	UVDD			22	mA	CPU FAST Mode ON, all Modules OFF, ²⁾
UI_{DDs}	UVDD SLOW Mode Supply Current	UVDD			1.1	mA	CPU SLOW Mode ON, all Modules OFF, ²⁾
UI_{DDd}	UVDD DEEP SLOW Mode Supply Current	UVDD			0.8	mA	CPU DEEP SLOW Mode ON, all Modules OFF
		UVDD			1.1	mA	CPU DEEP SLOW Mode ON, only LCD Module ON

All information and data contained in this data sheet are without any commitment, are not intended to be used for safety-critical applications and are provided as a guide only. They are not intended to be used for safety-critical applications and are provided as a guide only. Product or development sample availability and delivery are exclusively subject to our order confirmation form. By this publication, Micronas GmbH does not assume responsibility for patent infringements or other rights of third parties which may result from its use. Micronas GmbH's written consent must be obtained for reprinting.

Table 3–3: $UV_{SS}=FV_{SS}=HV_{SSn}=AV_{SS}=0V$, $3.5V < AV_{DD}=UV_{DD} < 5.5V$, $4.75V < HV_{DDn} < 5.25V$, $T_{CASE} = -40$ to $+85^{\circ}C$, $f_{XTAL}=5MHz$, external components according to Fig. 2–3

Symbol	Parameter	Pin Na.	Min.	Typ.	Max.	Unit	Test Conditions
AI_{DDa}	AVDD Active Supply Current	AVDD		0.3	0.5	mA	ADC ON, Buffer and PLL OFF
				0.35	0.6	mA	ADC and Buffer ON, PLL OFF
				1	2	mA	ADC, Buffer and PLL ON, $f_{SYS}=24MHz$
AI_{DDq}	Quiescent Supply Current	AVDD			10	uA	ADC and PLL OFF
HI_{DDq}		Sum of all HVDDn			100	uA	no Output Activity, SM Module OFF

²⁾ Value may be exceeded with unusual Hardware Option setting

3.4. Recommended Quartz Crystal Characteristics

See Chapter 3.4 of document “CDC32xxG-B V3.0, Automotive Controller Hardware Manual, CDC3205G-B EMU Data Sheet”.

All information and data contained in this data sheet are without any commitment, are not to be considered as an offer for conclusion of a contract, nor shall they be construed as to create any liability. Product or development sample availability and delivery are exclusively subject to our order confirmation form. By this publication, Micronas GmbH does not assume responsibility for patent infringements or other rights of third parties which may result from its use. Micronas GmbH's written consent must be obtained for reprinting.

4.1. Recommended Register Settings

Suppression Strength (SUP) and Clock Tolerance (TOL) may be varied between zero and the values for strong settings according to the rules in Section 4.4.2 of the CDC32xxG-B Hardware Manual. The given limits must not be exceeded

Table 4–1: PLL and ERM Modes: Recommended Settings and Resulting Operating Frequencies (MHz)

f _{XTAL}	CPU		Flash		I/O		ERMC.EOM = 1						ERMC.EOM = 2 or 3					
							Weak		Normal		Strong		Weak		Normal		Strong	
	f _{sys}	PLL.C. PMF	f _{BUS}	WSR	f _{IO} = f ₀	IOC. IOP	SUP	TOL	SUP	TOL	SUP	TOL	SUP	TOL	SUP	TOL	SUP	TOL
4	8	1	8	0x00	8	0	0	4	0	7	0	11	4	2	7	4	11	6
	16	3	8	0x11	8	1	0	8	0	14	0	15	8	4	14	7	22	11
	24	5	8	0x22	8	2	0	12	0	15	0	15	12	6	21	11	31	12
			12	0x11			0	10	0	10	0	10	12	2	21	2	33	2
	32	7	8	0x33	8	3	0	12	0	12	0	12	16	8	28	12	31	12
			10.67	0x22			0	12	0	12	0	12	16	8	19 23 28	9 7 6	19 23 37	9 7 6
	40	9	10	0x33	8	4	0	6	0	6	0	6	21	6	35	6	37	6
	48	11	12	0x33	8	5	0	1	0	1	0	1	25	1	42	1	42	1
5	10	1	10	0x00	10	0	0	5	0	8	0	14	5	3	8	4	14	7
	20	3	10	0x11	10	1	0	10	0	15	0	15	10	5	17	8	28	8
	30	5	10	0x22	10	2	0	14	0	14	0	14	15	8	24 26	12 11	28 30 35	10 9 8
	40	7	10	0x33	10	3	0	6	0	6	0	6	21	6	35	6	37	6
	50	9	12.5	0x33	10	4	set ERM.C.EOM=0						set ERM.C.EOM=0					

Table 4–2: PLL2 and ERM Modes: Settings Sacrificing Unlimited Operation of Peripheral Modules and Resulting Operating Frequencies (MHz)

f _{XTAL}	CPU		Flash		I/O		ERMC.EOM = 1						ERMC.EOM = 2 or 3					
							Weak		Normal		Strong		Weak		Normal		Strong	
	f _{SYS}	PLL.C. PMF	f _{BUS}	WSR	f _{IO} = f ₀	IOC. IOP	SUP	TOL	SUP	TOL	SUP	TOL	SUP	TOL	SUP	TOL	SUP	TOL
4	12	2	6	0x11	4	2	0	6	0	10	0	15	6	3	10	5	16	8
			12	0x00			0	5	0	5	0	5	6	2	10	2	16	2
	20	4	10	0x11	4	4	0	10	0	15	0	15	10	5	17	8	28	8
5	15	2	7.5	0x11	5	2	0	7	0	13	0	15	7	4	13	7	21	11

I

All information and data contained in this data sheet are without any commitment, are not to be considered as an offer for conclusion of a contract, nor shall they be construed as to create any liability. Product or development sample availability and delivery are exclusively subject to our order confirmation form. By this publication, Micronas GmbH does not assume responsibility for patent rights, patents or other rights of third parties which may result from its use. Micronas GmbH's written consent must be obtained for reprinting.

5. Memory and Boot System




Fig. 5-1: Address Map. Most Common Settings

I

All information and data contained in this data sheet are without any commitment, are not to be considered as an offer for conclusion of a contract, nor shall they be construed as to create any liability. Product or development sample availability and delivery are exclusively subject to our order confirmation form. By this publication, Micronas GmbH does not assume responsibility for patent rights, patents or other rights of third parties which may result from its use. Micronas GmbH's written consent must be obtained for reprinting.

6. Core Logic

6.1. Control Word CW

Some system configuration items are freely selectable during device start-up by means of a unique Control Word (CW).

6.1.1. Reset Active

During Reset, the device fetches this CW from address locations 0x20 to 0x23 of a source that is determined by the state of pins TEST and TEST2, see Table 6–1 for MCM and ROM parts.

6.1.2. Reset Inactive

When exiting Reset, the CW is loaded into the Control Register (CR) and the system will start up according to the configuration defined therein.

Normally the CW is fetched from the same memory that the system will later start executing code from. Table 6–2 gives fix CWs for a list of the most commonly used configurations.

Table 6–1: CW fetch in MCM and ROM parts (QFP128)

Control Word Fetch desired from	Necessary Reset config. of pins	
	TEST2	TEST
Internal ROM/Flash	0	0
External via Multi Function port	0	1
Internal Boot ROM	1	x

Table 6–2: Some common system configurations and the corresponding CW setting

Part Type	Program Start desired from	Additional desired properties	Necessary CW	
			31:16	15:0
MCM	int. 16-Bit Flash (Am29LV400BT)	-	Don't care	0x7F5F
ROM	int. 16-Bit ROM	-	Don't care	0x7F5F

All information and data contained in this data sheet are without any commitment, are not to be considered as an offer for conclusion of a contract, nor shall they be construed as to create any liability. Product or development sample availability and delivery are exclusively subject to our order confirmation form. By this publication, Micronas GmbH does not assume responsibility for patent infringements or other rights of third parties which may result from its use. Micronas GmbH's written consent must be obtained for reprinting.

7. Hardware Options

7.1. Functional Description

Hardware Options are available in several areas to adapt the IC function to the host system requirements. For details see the CDC32xxG-B Hardware Manual.

Hardware Option setting requires two steps:

1. selection is done by programming dedicated address locations in the HW Options field with the desired options' code.
2. activation is done by copying the HW Options field to the corresponding HW Options registers at least once after each reset.

All HW Options except those listed in table 7–1 are SW programmable.

Table 7–1: Port, Clock and CM Option Programmability

IC Type	IC Name	Port Opt.	Clock Opt.	CM.WC M setting
MCM	CDC3207G-B	SW	SW	set to 0
Mask	ROM Part	SW	mask	mask

In mask ROM derivatives the clock options and the Watch-dog, Clock and Supply Monitors are hard wired according to the HW Options field of the ROM code hex file. Those options can only be altered by changing a production mask.

To ensure compatible option settings in this IC and mask ROM derivatives when run with the same ROM code, it is mandatory to always write the HW Options field to the HW option registers directly after reset.

8. Data Sheet History

1. Advance Information: "CEVG-1 V1.0 Automotive Controller Emulator", Oct. 16, 2000, 6251-529-4AI.
First release of the advance information.
Originally created for HW version CEVG11.

2. Advance Information: "CEVG-2 V0.1 Automotive Controller Emulator", Feb. 13, 2001, 6251-546-1AI.
Second release of the advance information.
Originally created for HW version CEVG21.

3. Advance Information: "CEVG-2 V1.0 Automotive Controller Emulator", 19 APR 01, 6251-546-2AI.
Third release of the advance information.
Originally created for HW version CEVG21.

4. Advance Information: "CDC32xxG-B V2.0 Automotive Controller Emulator", 11 JUN 01, 6251-546-3AI.
Fourth release of the advance information.
Originally created for HW versions CDC3205G-B2 and CDC3207G-B1.

5. Advance Information: "CDC3207G-B V3.0 Automotive Controller Specification", 3 DEC 01, 6251-578-1AI.
Fifth release of the advance information.
Originally created for HW version CDC3207G-B3.

Former document V2.0 has been split into two documents, one being the "CDC32xxG-B V3.0 Automotive Controller - Family Hardware Manual and CDC3205G-B Automotive Controller Specification", describing the EMU hardware, and this document "CDC3207G-B V3.0 Automotive Controller Specification", describing the MCM Flash hardware.

Chapters only corrected and edited:

4., 6.

Chapters changed due to changed functionality:

1., 2., 3., 5.

Chapters added:

Micronas GmbH
Hans-Bunte-Strasse 19
D-79108 Freiburg (Germany)
P.O. Box 840
D-79008 Freiburg (Germany)
Tel. +49-761-517-0
Fax +49-761-517-2174
E-mail: docservice@micronas.com
Internet: www.micronas.com

Printed in Germany
Order No. 6251-578-1AI

All information and data contained in this data sheet are without any commitment, are not to be considered as an offer for conclusion of a contract, nor shall they be construed as to create any liability. Any new issue of this data sheet invalidates previous issues. Product availability and delivery are exclusively subject to our respective order confirmation form; the same applies to orders based on development samples delivered. By this publication, Micronas GmbH does not assume responsibility for patent infringements or other rights of third parties which may result from its use.

Further, Micronas GmbH reserves the right to revise this publication and to make changes to its content, at any time, without obligation to notify any person or entity of such revisions or changes.

No part of this publication may be reproduced, photocopied, stored on a retrieval system, or transmitted without the express written consent of Micronas GmbH.