



Contents

Page	Section	Title
3	1.	Introduction
3	1.1.	Features
5	1.2.	Abbreviations
6	1.3.	Block Diagram
7 7 8 9	2. 2.1. 2.2. 2.3.	Packages and Pins Package Outline Dimensions Pin Assignment External Components
11 11 12	3. 3.1. 3.2.	Electrical Characteristics Absolute Maximum Ratings Recommended Operating Conditions
13	3.3.	Recommended Operating Conditions Characteristics
14	3.4.	Recommended Quartz Crystal Characteristics
15	4.	CPU and Clock System
17	5.	Memory and Boot System
19 19	6. 6.1.	Core Logic Control Word CW
21 21	7. 7.1.	Hardware Options Functional Description
22	8.	Data Sheet History

All information and data contained in this data sheat are without any commitment, are not to be considered as an offer for conclusion of a contract, nor shall they be construct as to create any liability. Product or development sample evallability and definitively are exclusively subject to our order confirmation form. By this publication, Microras Chiptl does not assume responsibility to patent infinitements or other rights of thingparties which may result from its use. Microras GmbH down some subtraction is such as the consent of the contraction of the con

1. Introduction

The device is a microcontroller for use in automotive applications. The on-chip CPU is ARM® processor ARM7TDMI[™] with 32bit data and address bus, which supports Thumb[™] format instructions.

The chip contains timer/counters, interrupt controller, multi channel AD converter, stepper motor and LCD driver, CAN

interfaces and PWM outputs and a crystal clock multiplying PI I

This document provides MCM Flash hardware specific information. General information on operating the IC can be found in the document "CDC32xxG-B V3.0 Hardware Manual and CDC3205G-B Data Sheet".

1.1. Features

Table 1-1: CDC32xxG Family Feature List

This Device:

Item	CDC3205G-A CDC3205G-B CDC3207G-B MCM Flash									
Core										
CPU										
CPU operation modes										
CPU clock multiplication	PLL delivering up to 24MHz									
EMI Reduction Mode	ode - selectable in PLL mode									
Quartz oscillator										
RAM, 32bit wide	oit wide 16kByte 32kByte 32kByte									
ROM	ROMless, Flash Port for connection of external program storage with up to 16Mbyte, internal 4KByte Boot ROM	t for connection xternal program age with up to Mbyte, internal Port for connection of external program storage with up to 16Mbyte, internal		256kByte ROM						
Digital Watchdog	V									
Central Clock Divider	V									
Interrupt Controller expanding IRQ	40 inputs,16 priority	levels		32 inputs,16 prior- ity levels						
Port Interrupts including Slope Selection	6 inputs									
Patch Module	-			6 ROM locations						
Boot System	allows in-system dov via JTAG	vnloading of external c	ode to Flash memory	-						

All information and data contained in this data sheet are without any commitment, are not to be considered as an infert of concludion of a contract, not shall hely be consisted as to create any liability. Product or development sample availability and delinear as contained and notine. By this publication, likeay are exclusively subject to our order confirmation from. By this publication, filtering as commented on the publication of the contained on the containe

Table 1-1: CDC32xxG Family Feature List

This Device:

			Time Bevice:							
Item	CDC3205G-A EMU	CDC3205G-B EMU	CDC3207G-B MCM Flash	Example Mask ROM Part						
Analog										
Reset/Alarm	Combined Input for	Regulator Input Superv	vision							
Clock and Supply Supervision	V									
10 Bit ADC, charge balance type	16 channels (6 selectable as digi- tal input)	16 channels (each s	electable as digital inp	ut)						
ADC Reference	VREF Pin	VREF Pin, P1.0 Pin, selectable	P1.1 Pin or VREFINT	Internal Bandgap						
Comparators	P06COMP with 1/2 AVDD reference	P06COMP with 1/2 WAITCOMP with Int	AVDD reference, ernal Bandgap referen	се						
LCD	Internal processing	of all analog voltages for	or the LCD driver							
Communication										
DMA	1 DMA Channel for servicing a port or an SPI	3 DMA Channels, or face, SPI0 and SPI1	ne each for servicing th	ne Graphics Bus inter-						
UART	2: UART0 and UAR	2: UART0 and UART1								
Synchronous Serial Peripheral Interfaces	2: SPI0 and SPI1									
Full CAN modules V2.0B	3: CAN0, CAN1 and CAN2 with 256bytes of object RAM each (LCAN0009)	3: CAN0, CAN1 and of object RAM each	CAN2 with 512bytes (LCAN0009)	2: CAN0 and CAN1 with 512bytes of object RAM each (LCAN0009)						
DIGITbus	1 master module									
I ² C	2 master modules: I	2C0 and I2C1								
Input & Output										
Universal Ports selectable as 4:1 mux LCD Segment/Backplane lines or Digital I/O Ports	up to 54 I/O or 50 LCD segment lines (=200 segments)	up to 52 I/O or 48 LO individually configura	CD segment lines (=19 able as I/O or LCD	2 segments),						
Universal Port Slew Rate	Mask selectable	SW selectable								
Stepper Motor Control Modules with high current ports	7 Modules, 32 dl/dt controlled p	orts								
PWM Modules, each configurable as two 8Bit PWMs or one 16Bit PWM	e 6 Modules: PWM0/1	M0/1, PWM2/3, PWM4/5, PWM6/7, PWM8/9 and PWM10/11								
Phase-Frequency Modulator	-	1: PFM0								
Audio Module with auto-decay	V									
SW selectable Clock outputs	2									

Interpretation and according this date are sheet are without any commitment, are and according and according the are an offer for conclusion of a contract, not shall they be contract, not shall they be conversed as to create any liability. Fordux or development sample availability and development sample availability and development sample availability and development are exponsibility to part of the state of the properties of mark location and are responsible to practical intringenerate or other presents of their parties which may result from its uses. Microrias GrinbH switten consent

I

Table 1–1: CDC32xxG Family Feature List

This Device:

Item	CDC3205G-A EMU	CDC3205G-B EMU	CDC3207G-B MCM Flash	Example Mask ROM Part						
Timers & Counters				•						
16bit free running counters with Capture/Compare modules	CCC0 with 4 CAPCOM CCC1 with 2 CAPCOM									
16bit timers	1: T0									
8bit timers	4: T1, T2, T3 and T4	1								
Miscellaneous										
Scalable layout in CAN, RAM and ROM	-	~	~							
Various randomly selectable HW options	Most options SW pro age during system s	ogrammable, copy fron start-up	n user program stor-	Mask programmed according to user specification						
JTAG test interface	V		allows Flash pro- gramming	~						
On Chip Debug Aids	Embedded Trace Mo	odule, JTAG	JTAG							
Core Bond-Out	V		-							
Supply Voltage	4.5 to 5.5V	3.5 to 5.5V (limited I	/O performance below	4.5V)						
Ambient Temperature Range	-40 to +85C									
Package										
Туре	Ceramic 257PGA		Plastic 128QFP 0.5mm pitch							
Bonded Pins	256		128							
	·		·							

 ARM^{\circledR} and $\mathsf{Thumb}^{\circledR}$ are the registered trademarks of ARM Limited. ARM7TDMITM is the trademark of ARM Limited.

1.2. Abbreviations

CAN	Controller Area Network Module
CAPCOM	Capture/Compare Module
CCC	Capture/Compare Counter
CPU	Central Processing Unit
OMA	Direct Memory Access Module
ERM	EMI Reduction Mode
ETM	Embedded Trace Module
CU	Interrupt Controller
2C	I ² C Interface Module
_CD	Liquid Crystal Display Module
P06COMP	P0.6 Alarm Comparator
PINT	Port Interrupt Module
PWM	8Bit Pulse Width Modulator Module
SM	Stepper Motor Control Module
SPI	Serial Synchronous Peripheral Interface
Γ	Timer
CCC CPU DMA ERM ETM CU 2C LCD P06COMP PINT PWM EM	Capture/Compare Counter Central Processing Unit Direct Memory Access Module EMI Reduction Mode Embedded Trace Module Interrupt Controller I ² C Interface Module Liquid Crystal Display Module P0.6 Alarm Comparator Port Interrupt Module 8Bit Pulse Width Modulator Module Stepper Motor Control Module Serial Synchronous Peripheral Interface

UART Universal Asynchronous Receiver Transmitter WAITCOMP Wait Comparator

Micronas

1.3. Block Diagram





Fig. 1–1: CDC3207G-B block diagram

All information and data contained in this data sheet are without any commitment, are not be considered as an offer for conclusion of a contact, not shall they be constructed as to create any liability. Product or development sample availability and delivery are exclusively subject to our order confirmation form. By this publication, Microras Grahd does not assume responsibility for patient infinigements or other rights of hint patient infinigements or other rights of hint patient infinigements or other must be obtained for repinting.

2. Packages and Pins

2.1. Package Outline Dimensions



SPGS705000-3(P128)/1E

Fig. 2-1: PQFP128 Plastic Quad Flat Pack 128-Pin (Weight approx. 1.61g. Dimensions in mm)

2.2. Pin Assignment




Fig. 2–2: Pin Assignment for PQFP128 Package

Note 1 denotes pins that are not available in future 88 pin versions.

Note 2 denotes pins that are not available in future 104 pin versions.

All information and data contained in this data sheet are without any commitment, are not to be considered as an officer or contosino of a contract, not shall have be considered as an officer or contosino of a contract, not shall have be considered any librality. Product or development sample availability and desirved as to create any librality. Product or development sample availability and development as to make a contract of the contract o

2.3. External Components

To provide effective decoupling and to improve EMC behavior, the small decoupling capacitors must be located as close to the supply pins as possible. The self-inductance of these capacitors and the parasitic inductance and capacitance of the interconnecting traces determine the self-resonant frequency of the decoupling network. Too low a frequency will reduce decoupling effectiveness, will increase RF emissions and may adversely affect device operation.

XTAL1 and XTAL2 quartz connections are especially sensitive to capacitive coupling from other pc board signals. It is

strongly recommended to place quartz and oscillation capacitors as close to the pins as possible and to shield the XTAL1 and XTAL2 traces from other signals by embedding them in a VSS trace.

The RESETQ pin adjacent to XTAL2 should be supplied with a small capacitor, to prevent fast RESETQ transients from being coupled into XTAL2, and to prevent XTAL2 from coupling into RESETQ.




Fig. 2-3: CDC3207G-B: Recommended external supply and quartz connection

All information and data contained in this data sheet are without any commitment, are not to be considered as an offer for conculsion of a contract, not shall they be constituted as to create any liability. Product or development sample availability and derivery are exclusively subject to our order confirmation form. By this publication, Microras GmPH does not assume responsibility for patent infiningements or other rights of infining pates without may result from its use. Microras GmPH switten consent

All information and data contained in this data sheet are without any commitment, are not to be considered as an offer for conclusion of a contract, nor shall they be considered any lability. Product or development sample availability and devented are exclusively subject to our order confirmation form. By this publication, Microras Gribhd does not assume responsibility for patent infringements or other rights of third parties which may result from its use. Microras Gribbt's written consent

3 DEC 01

3. Electrical Characteristics

3.1. Absolute Maximum Ratings

Table 3-1: UV_{SS}=HV_{SSn}=FV_{SS}=AV_{SS}=0V

Symbol	Parameter	Pin Name	Min.	Max.	Unit
V _{SUP}	Main Supply Voltage Analog Supply Voltage SM Supply Voltage	UVDD AVDD HVDD0 HVDD3	-0.3	6.0	V
V _{EXT}	External Flash Supply Voltage	FVDD	-0.3	4.0	V
	External Core Supply Voltage External Regulated Analog Supply Voltage	VDD BVDD	-0.3	3.0	V
I _{SUP}	Core Supply Current Main Supply Current	VDD, VSS, UVDD, UVSS	-100	100	mA
	Analog Supply Current	AVDD, AVSS	-20	20	
	SM Supply Current @T _j =105C, Duty Factor=0.71 ¹)	HVDD0 HVDD3 HVSS0 HVSS3	-250	250	
	FVDD Regulator Output Current	FDD, FVSS	-50	50	
	BVDD Regulator Output Current	BVDD	20		
V _{in}	Input Voltage	U-Ports, XTAL,RESETQ, TEST, TEST2	UV _{SS} -0.5	UV _{DD} +0.7	V
		P-Ports VREF	UV _{SS} -0.5	AV _{DD} +0.7	V
		H-Ports	HV _{SS} -0.5	HV _{DD} +0.7	V
I _{in}	Input Current	all Inputs	0	2	mA
I _o	Output Current	U-Ports, RESETQ, WAITH	-5	5	mA
		H-Ports	-60	60	mA
t _{oshsl}	Duration of Short Circuit to UVSS or UVDD, Port SLOW Mode enabled	U-Ports, except in DP Mode		indefinite	S
T _j	Junction Temperature under Bias		-45	115	°C
T _s	Storage Temperature		-45	125	°C
P _{max}	Maximum Power Dissipation			0.8	W

¹⁾ This condition represents the worst case load with regard to the intended application

Stresses beyond those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only. Functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions/Characteristics" of this specification is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.

immation and data contained in this data sheet are without any commitment, are be considered as an offer for conclusion of a contract, nor shall they be considered as an offer for conclusion of a contract, nor shall they be considered by the best of the contract of development sample availability and designed as a confirmation form. By this publication, and assume responsibility for patent infinipements or other if third parties which may result from its use. Microras GmbH's written consent a obtained for reprinting.

Micronas

3.2. Recommended Operating Conditions

Do not insert the device into a live socket. Instead, apply power by switching on the external power supply. Keep UV_{DD}=AV_{DD} during all power-up and power-down sequences.

Failure to comply with these recommendations will result in unpredictable behavior of the device and may result in device destruction.

Table 3–2: $UV_{SS}=HV_{SSn}=FV_{SS}=AV_{SS}=0V$

Symbol	Parameter	Pin Name	Min.	Тур	Max.	Unit
V _{SUP}	Main Supply Voltage Analog Supply Voltage	UV _{DD} AV _{DD}	3.5	5	5.5	V
HV _{SUP}	SM Supply Voltage	HV _{DDn}	4.75	5	5.25	V
V _{EXT}	External Flash Supply Voltage	FV _{DD}	3	3.3	3.6	V
	External Core Supply Voltage External Regulated Analog Supply Voltage	V _{DD} BV _{DD}	2.25	2.5	2.75	V
dV _{DD} Ripple, Peak to Peak		UV _{DD} AV _{DD} BV _{DD} FV _{DD} V _{DD}			200	mV
dV _{DD} /dt	Supply Voltage Up/Down Ramping Rate	UV _{DD} AV _{DD}			20	V/μs
f _{XTAL}	XTAL Clock Frequency	XTAL1	4		5	MHz
f _{SYS}	CPU Clock Frequency, PLL on			available settin	gs see Tables	4–1 and
f _{BUS}	Program Storage Clock Frequency, PLL on		4–2.			
V _{il} (see Table 2-2 for a list of input	Automotive Low Input Voltage	U-Ports H-Ports P-Ports			0.5*xV _{DD}	V
types and their supply volt- ages)	CMOS Low Input Voltage	U-Ports, TEST, TEST2 H-Ports P-Ports			0.3*xV _{DD}	V
V _{ih} (see Table 2-2 for a list of input	Automotive High Input Voltage	U-Ports H-Ports P-Ports	0.86*xV _{DD}			V
types and their supply volt- ages)	CMOS High Input Voltage	U-Ports,TEST, TEST2 H-Ports P-Ports	0.7*xV _{DD}			V
RV _{il}	Reset Active Input Voltage	RESETQ			0.75	V
RV _{im}	Reset Inactive and Alarm Active Input Voltage	RESETQ	1.5		2.3	V
RV _{ih}	Reset Inactive and Alarm Inactive Input Voltage	RESETQ	3.2			V
V _{REFi}	Ext. ADC Reference Input Voltage	VREF	2.56		AV _{DD}	V

All information and data contained in this data shet are without any commitment, are not to be considered as an offer for conclusion of a contract, nor shell they be considered as to create any liability. Product or development sample availability and definitively are exclusively subject to our order confirmation form. By this publication, fivery are exclusively explication our order confirmation form. By this publication, fivery are exclusively explication and other productions of the production of the product

Table 3–2: $UV_{SS}=HV_{SSn}=FV_{SS}=AV_{SS}=0V$

Symbol	Parameter	Pin Name	Min.	Тур	Max.	Unit
PVi	ADC Port Input Voltage referenced to int. VREF Reference	P-Ports	0		V_{REFi}	V
	ADC Port Input Voltage referenced to ext. VREFINT Reference		0		V_{REFINT}	
Clock Input from	m External Generator					
XV _{il}	Clock Input Low Voltage	XTAL1			0.2*V _{DD}	٧
XV _{ih}	Clock Input High Voltage	XTAL1	0.8*V _{DD}			V
D _{XTAL}	Clock Input High to Low Ratio	XTAL1	0.45		0.55	

3.3. Characteristics

Listed are only those characteristics that are differing from Chapter 3.3 of Document "CDC32xxG-B V3.0, Automotive Controller Hardware Manual, CDC3205G-B EMU Data Sheet"

 $\textbf{Table 3-3:} \quad \text{UV}_{SS} = \text{FV}_{SS} = \text{HV}_{SSn} = \text{AV}_{SS} = \text{0V}, \ 3.5\text{V} < \text{AV}_{DD} = \text{UV}_{DD} < 5.5\text{V}, \ 4.75\text{V} < \text{HV}_{DDn} < 5.25\text{V}, \ T_{CASE} = -40 \ \text{to} \ +85\text{C}, \ f_{XTAL} = 5\text{MHz}, \\ \text{external components according to Fig. 2-3}$

	Symbol	Parameter	Pin Na.	Min.	Тур.	Max.	Unit	Test Conditions
	Package							
	R _{thjc}	Thermal Resistance from Junction to Case			25		C/W	
	R _{thja}	Thermal Resistance from Junction to Ambient			60		C/W	
Ī	Supply Cur	pply Currents (CMOS levels on all inp		on outputs)			
	UI _{DDp}	UVDD PLL Mode Supply Current	UVDD			50	mA	CPU PLL Mode ON, Flash Read, f _{SYS} =24MHz
	UI _{DDprog}	VDD Flash Program Supply Current	UVDD			45	mA	CPU FAST Mode ON, Flash Write/Erase, all Modules OFF, ²)
	UI _{DDf}	UVDD FAST Mode Supply Current	UVDD			22	mA	CPU FAST Mode ON, all Modules OFF, ²)
	UI _{DDs}	UVDD SLOW Mode Supply Current	UVDD			1.1	mA	CPU SLOW Mode ON, all Modules OFF, ²)
	UI _{DDd}	UVDD DEEP SLOW Mode Supply Current	UVDD			0.8	mA	CPU DEEP SLOW Mode ON, all Modules OFF
			UVDD			1.1	mA	CPU DEEP SLOW Mode ON, only LCD Module ON

information and data contained in this data sheet are without any commitment, are to be considered as an offer for conculsion of a container, not shall have be considered any liability. Product or development sample availability and development sample availability and development sample availability and development sample availability and other confirmation form. By this publication, cronsed, GmPH does not assume responsibility for patent infiningements or other storage and the properties which may result from its use. Micropas GmbH's written consent

 $\textbf{Table 3-3:} \quad \text{UV}_{SS} = \text{FV}_{SS} = \text{HV}_{SSn} = \text{AV}_{SS} = \text{0V}, \ 3.5\text{V} < \text{AV}_{DD} = \text{UV}_{DD} < 5.5\text{V}, \ 4.75\text{V} < \text{HV}_{DDn} < 5.25\text{V}, \ T_{CASE} = -40 \ \text{to} \ +85\text{C}, \ f_{XTAL} = 5\text{MHz}, \\ \text{external components according to Fig. 2-3}$

	Symbol	Parameter	Pin Na.	Min.	Тур.	Max.	Unit	Test Conditions
	Al _{DDa}	AVDD Active Supply Current	AVDD		0.3	0.5	mA	ADC ON, Buffer and PLL OFF
•					0.35	0.6	mA	ADC and Buffer ON, PLL OFF
					1	2	mA	ADC, Buffer and PLL ON, f _{SYS} =24MHz
	AI_{DDq}	Quiescent Supply Current	AVDD			10	uA	ADC and PLL OFF
	HI_DDq		Sum of all HVDDn			100	uA	no Output Activity, SM Module OFF

²) Value may be exceeded with unusual Hardware Option setting

3.4. Recommended Quartz Crystal Characteristics

See Chapter 3.4 of document "CDC32xxG-B V3.0, Automotive Controller Hardware Manual, CDC3205G-B EMU Data Sheet".

All information and data contained in this data sheet are without any commitment, are not be considered as an offer for conclusion of a contract, nor shall they be constituted as an offer for conclusion of a contract, nor shall they be construed as to create any liability. Product or development sample availability and dear such as exclusively subject to our order confirmation form. By this publication, Microras Grahd does not assume responsibility for patent infringements or other rights of third parties which may result from its use. Microras Grabt's written consent

4. CPU and Clock System

| 4.1. Recommended Register Settings

Other settings for PMF, IOP and WSR than those given in Tables 4–1 and 4–2 shall not be used and may result in undefined behaviour. It is required not to operate I/O faster than Flash.

Suppression Strength (SUP) and Clock Tolerance (TOL) may be varied between zero and the values for strong settings according to the rules in Section 4.4.2 of the CDC32xxG-B Hardware Manual. The given limits must not be exceeded

Table 4-1: PLL and ERM Modes: Recommended Settings and Resulting Operating Frequencies (MHz)

	f _{XTAL}	CPU		Flash		I/O		ER	MC.E	OM =	1			ER	MC.E	OM =	2 or 3	3	
								We	ak	Noi	mal	Str	ong	We	ak	Noi	rmal	Str	ong
		f _{SYS}	PLLC. PMF	f _{BUS}	WSR	f _{IO} = f ₀	IOC. IOP	SUP	TOL	SUP	TOL	SUP	TOL	SUP	TOL	SUP	TOL	SUP	TOL
Ī	4	8	1	8	0x00	8	0	0	4	0	7	0	11	4	2	7	4	11	6
		16	3	8	0x11	8	1	0	8	0	14	0	15	8	4	14	7	22	11
		24	5	8	0x22	8	2	0	12	0	15	0	15	12	6	21	11	31	12
				12	0x11			0	10	0	10	0	10	12	2	21	2	33	2
		32	7	8	0x33	8	3	0	12	0	12	0	12	16	8	28	12	31	12
				10.67	0x22			0	12	0	12	0	12	16	8	19 23 28	9 7 6	19 23 37	9 7 6
		40	9	10	0x33	8	4	0	6	0	6	0	6	21	6	35	6	37	6
,		48	11	12	0x33	8	5	0	1	0	1	0	1	25	1	42	1	42	1
	5	10	1	10	0x00	10	0	0	5	0	8	0	14	5	3	8	4	14	7
		20	3	10	0x11	10	1	0	10	0	15	0	15	10	5	17	8	28	8
		30	5	10	0x22	10	2	0	14	0	14	0	14	15	8	24 26	12 11	28 30 35	10 9 8
		40	7	10	0x33	10	3	0	6	0	6	0	6	21	6	35	6	37	6
		50	9	12.5	0x33	10	4		set	ERM	C.EO	M=0			set	ERM	C.EO	M=0	

Table 4–2: PLL2 and ERM Modes: Settings Sacrificing Unlimited Operation of Peripheral Modules and Resulting Operating Frequencies (MHz)

f _{XTAL}	CPU Flash			I/O		ER		ERMC.EOM = 2 or 3											
							Weak		ak Normal		Normal Stron		Strong W		Weak		Normal		ong
	f _{SYS}	PLLC. PMF	f _{BUS}	WSR	f _{IO} = f ₀	IOC. IOP	SUP	TOL	SUP	TOL	SUP	TOL	SUP	TOL	SUP	TOL	SUP	TOL	
4	12	2	6	0x11	4	2	0	6	0	10	0	15	6	3	10	5	16	8	
			12	0x00			0	5	0	5	0	5	6	2	10	2	16	2	
	20	4	10	0x11	4	4	0	10	0	15	0	15	10	5	17	8	28	8	
5	15	2	7.5	0x11	5	2	0	7	0	13	0	15	7	4	13	7	21	11	

Il information and data contained in this data shee are without any commitment, are oft to be considered as an offer for conclusion of a contract, not shall they be contracted as to create any liability. Product or development sample availability and devery are exclusively subject to our order confirmation form. By this publication, altonate signification assume responsibility for patent infinigements or other floring and which may essuffrom its use. Microras GnibH's written consent

Micronas

I

All information and data contained in this data sheet are without any commitment, are not to be considered as an offer for conclusion of a contract, nor shall they be considered as no reades any liability. Product or development sample availability and deliverables to contain any are exclusively subject to our order confirmation form. By this publication, Microras Grindly does not assume responsibility for patent infingements or other rights of third parties which may result from its use. Microras Grinbl's written consent




Fig. 5-1: Address Map. Most Common Settings

Micronas

All information and data contained in this data sheet are without any commitment, are not to be considered as an offer for conclusion of a contract, not shall they be construed as to create any liability. Product or development sample availability and delivery are exclusively subject to our order confirmation form. By this publication, Micronas GmbH does not assume responsibility for patent infingements or other inghis of hird parties which may result from its use, Micronas GmbH does

I

All information and data contained in this data sheet are without any commitment, are not to be considered as an offer for conclusion of a contract, nor shall they be considered as an offer for conclusion of a contract, nor shall they be contract as the state as no listen as any flability. Product or development sample availability and devinery are exclusively subject to our order confination form. By this publication, Micronas GmbH does not assume responsibility to patent infinipaments or other rights of third parties which may result from its use. Micronas GmbH's written consent

6. Core Logic

6.1. Control Word CW

Some system configuration items are freely selectable during device start-up by means of a unique Control Word (CW).

6.1.1. Reset Active

During Reset, the device fetches this CW from address locations 0x20 to 0x23 of a source that is determined by the state of pins TEST and TEST2, see Table 6–1 for MCM and ROM parts.

Table 6-1: CW fetch in MCM and ROM parts (QFP128)

Control Word Fetch desired from	Necessary Reset config. of pins	
	TEST2	TEST
Internal ROM/Flash	0	0
External via Multi Function port	0	1
Internal Boot ROM	1	х

6.1.2. Reset Inactive

When exiting Reset, the CW is loaded into the Control Register (CR) and the system will start up according to the configuration defined therein.

Normally the CW is fetched from the same memory that the system will later start executing code from. Table 6–2 gives fix CWs for a list of the most commonly used configurations.

Table 6–2: Some common system configurations and the corresponding CW setting

Part	Program Start desired from	Additional desired properties	Necessary CW	
Туре			31:16	15:0
MCM	int. 16-Bit Flash (Am29LV400BT)	-	Don't care	0x7F5F
ROM	int. 16-Bit ROM	-	Don't care	0x7F5F

All information and data commitment in this data sheet are without any commitment, are not to be considered as an offer for conclusion of a contract, nor shell they be construed as to create any libility. Product or development some be availability and delivery are exclusively subject to our order confirmation form. By this publication, Microras Christ Hoses not assume responsibility to the strent infinite annests or other inginis of third parties which may result from its use. Microras Christ Switten consent in pins to third parties which may result from its use. Microras Christ Switten consent

All information and data contained in this data sheet are without any commitment, are not to be considered as an offer for conclusion of a contract, nor shall they be considered any lability. Product or development sample availability and devented are exclusively subject to our order confirmation form. By this publication, Microras Gribhd does not assume responsibility for patent infringements or other rights of third parties which may result from its use. Microras Gribbt's written consent

7. Hardware Options

7.1. Functional Description

Hardware Options are available in several areas to adapt the IC function to the host system requirements. For details see the CDC32xxG-B Hardware Manual.

Hardware Option setting requires two steps:

- 1. selection is done by programming dedicated address locations in the HW Options field with the desired options' code.
- 2. activation is done by copying the HW Options field to the corresponding HW Options registers at least once after each reset
- All HW Options except those listed in table 7–1 are SW progammable.

Table 7-1: Port, Clock and CM Option Programmability

IC Type	IC Name	Port Opt.	Clock Opt.	CM.WC M set- ting
MCM	CDC3207G-B	sw	SW	set to 0
Mask	ROM Part	SW	mask	mask

In mask ROM derivatives the clock options and the Watchdog, Clock and Supply Monitors are hard wired according to the HW Options field of the ROM code hex file. Those options can only be altered by changing a production mask.

To ensure compatible option settings in this IC and mask ROM derivatives when run with the same ROM code, it is mandatory to always write the HW Options field to the HW option registers directly after reset.

All information and data contained in this data sheet are without any commitment, are not be consolateded as an order for conclusion of a contract, nor stall they be constructed as to create any liability. Product or development sample availability and delivery are exclusively subject to our order confirmation form. By the publication, Microrias GmbH does not assume responsibility for patent infiningements or other rights of third-parties which may result from its use. Microrias GmbH's written consent must be obtained for reprinting.

8. Data Sheet History

- 1. Advance Information: "CEVG-1 V1.0 Automotive Controller Emulator", Oct. 16, 2000, 6251-529-4Al. First release of the advance information.

 Originally created for HW version CEVG11.
- 2. Advance Information: "CEVG-2 V0.1 Automotive Controller Emulator", Feb. 13, 2001, 6251-546-1Al. Second release of the advance information. Originally created for HW version CEVG21.
- 3. Advance Information: "CEVG-2 V1.0 Automotive Controller Emulator", 19 APR 01, 6251-546-2Al. Third release of the advance information. Originally created for HW version CEVG21.
- 4. Advance Information: "CDC32xxG-B V2.0 Automotive Controller Emulator", 11 JUN 01, 6251-546-3AI. Fourth release of the advance information.

 Originally created for HW versions CDC3205G-B2 and CDC3207G-B1.
- 5. Advance Information: "CDC3207G-B V3.0 Automotive Controller Specification", 3 DEC 01, 6251-578-1AI. Fifth release of the advance information.

 Originally created for HW version CDC3207G-B3.

Former document V2.0 has been split into two documents, one being the "CDC32xxG-B V3.0 Automotive Controller - Family Hardware Manual and CDC3205G-B Automotive Controller Specification", describing the EMU hardware, and this document "CDC3207G-B V3.0 Automotive Controller Specification", describing the MCM Flash hardware.

Chapters only corrected and edited: 4., 6.
Chapters changed due to changed functionality: 1., 2., 3., 5.
Chapters added:

Micronas GmbH
Hans-Bunte-Strasse 19
D-79108 Freiburg (Germany)
P.O. Box 840
D-79008 Freiburg (Germany)
Tel. +49-761-517-0
Fax +49-761-517-2174
E-mail: docservice@micronas.com
Internet: www.micronas.com

Printed in Germany Order No. 6251-578-1AI All information and data contained in this data sheet are without any commitment, are not to be considered as an offer for conclusion of a contract, nor shall they be construed as to create any liability. Any new issue of this data sheet invalidates previous issues. Product availability and delivery are exclusively subject to our respective order confirmation form; the same applies to orders based on development samples delivered. By this publication, Micronas GmbH does not assume responsibility for patent infringements or other rights of third parties which may result from its use.

Further, Micronas GmbH reserves the right to revise this publication and to make changes to its content, at any time, without obligation to notify any person or entity of such revisions or changes.

No part of this publication may be reproduced, photocopied, stored on a retrieval system, or transmitted without the express written consent of Micronas GmbH.