

Dual operational amplifier with switch, for audio use (3 inputs × 1 output × 2) BA3131FS

The BA3131FS contains two built-in circuits with operational amplifiers configured of three differential input circuits, an output circuit, and a switch circuit. The three differential input circuits are separate, enabling independent settings to be entered for the gain and frequency characteristics.


●Applications

Car stereos, audio amplifiers and other electronic circuits

●Features

- 1) High gain and low distortion.
($G_v = 110\text{dB}$, $\text{THD} = 0.0015\%$ typ.)
- 2) Low noise. ($V_n = 2\mu\text{Vrms}$ typ.)
- 3) Switching circuit can be directly coupled to micro-computer port.
- 4) Small switching noise.
- 5) Equipped with $1/2 V_{cc}$ output circuit for single power supply.

●Block diagram



● Absolute maximum ratings (Ta = 25°C)

Parameter	Symbol	Limits	Unit
Power supply voltage	V _{CC}	18.0	V
Power dissipation	P _d	750*	mW
Operating temperature	T _{opr}	− 40 ~ + 85	°C
Storage temperature	T _{stg}	− 55 ~ + 125	°C
Common-mode input voltage	V _i	0 ~ V _{CC}	V
Differential input voltage	V _{id}	V _{CC}	V
Load current	I _{oMax.}	± 50.0	mA

* Reduced by 7.5mW for each increase in Ta of 1°C over 25°C.
(When mounted on a glass epoxy board (90mm × 50mm × 1.6t))

● Recommended operating conditions (Ta = 25°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Operating power supply voltage	V _{CC}	6.0	8.0	16.0	V	single power source

● Electrical characteristics (unless otherwise noted, Ta = 25°C, V_{CC} = 8 V)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions	Measurement circuit
Quiescent current	I _q	2.0	4.9	7.8	mA	V _{IN} = 0, R _L = ∞, SW pin open	Fig.2
Input offset voltage	V _{io}	—	0.5	5.0	mV	R _S ≤ 10kΩ	Fig.1
Input offset current	I _{io}	—	5	200	nA		Fig.1
Input bias current	I _b	—	50	500	nA	*1	Fig.1
High-amplitude voltage gain	A _{vol}	86	110	—	dB	R _L ≥ 2kΩ, V _o = ± 1.5V	Fig.1
Common-mode input voltage	V _{icm}	3	6	—	V		Fig.1
In-phase signal rejection ratio	CMRR	60	72	—	dB	R _S ≤ 10kΩ	Fig.1
Power supply voltage rejection ratio	PSRR	76	90	—	dB	R _S ≤ 10kΩ	Fig.1
Maximum output voltage	V _{OH} / V _{OL}	3	6	—	V	R _L ≥ 10kΩ	Fig.3 / Fig.4
		3	6	—	V	R _L ≥ 2kΩ	
Input conversion noise voltage	V _n	—	2.0	4.0	μVrms	*2	Fig.7
Reference voltage change	ΔV _{REF}	—	—	± 10	mV	I _{oref} = ± 1mA	—

*1 Because the first stage is configured with PNP transistors, input bias current is from the IC.


*2 Tested under the following conditions: G_v = 40dB, R_S = 2kΩ, Matsushita Tsuko VP-9690A (using DIN audio filter)

● Design guaranteed values (unless otherwise noted, Ta = 25°C, V_{CC} = 8 V)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions	Measurement circuit
Slew rate	SR	0.5	1.2	—	V / μS	G _v = 0dB, R _L = 2kΩ	Fig.5
Gainbandwidth product	GBW	1.5	2.6	—	MHz	f = 10kHz	Fig.6
Crosstalk between A, B and C	CT _{ABC}	60	73	—	dB	f = 1kHz	Fig.8
Total harmonic distortion	THD	—	0.0025	0.01	%	G _v = 0dB, f = 1kHz, V _o = 1Vrms	Fig.9
Channel separation	CS	90	115	—	dB	f = 1kHz, input conversion	Fig.10

* This item is not guaranteed during processes.

● Measurement circuit



* C2 and C3 are used to prevent oscillation (adjustment required)

Fig.1

●Measurement conditions (Figure 1)

Measurement Item	V _{CC}	V _R	E _K	V _F	S1	S2	S3	S4	Equation
Input offset voltage	8	V _{ref}	—	VF1	ON	ON	OFF	OFF	1
Input offset current	8	V _{ref}	—	VF2	OFF	OFF	OFF	OFF	2
Input bias current	8	V _{ref}	—	VF3	OFF	ON	OFF	OFF	3
				VF4	ON	OFF			
High-amplitude voltage gain	8	V _{ref}	5.5	VF5	ON	ON	ON	OFF	4
			2.5	VF6					
Common-mode signal rejection ratio (Common-mode input voltage)	8	6	8	VF7	ON	ON	OFF	OFF	5
	8	2	0	VF8					
Power supply voltage rejection ratio	6	V _{ref}	—	VF9	ON	ON	OFF	OFF	6
	18	V _{ref}	—	VF10					

●Equations

(1) Input offset voltage (V_{io})

$$V_{io} = |VF1| / (1 + R_f / R_s)$$

(2) Input offset current (I_{io})

$$I_{io} = |VF2 - VF1| / (R_i (1 + R_f / R_s))$$

(3) Input bias current (I_b)

$$I_b = |VF4 - VF3| / (2 R_i (1 + R_f / R_s))$$

(4) High-amplitude voltage gain (A_{vol})

$$A_{vol} = 20 \log (3 (1 + R_f / R_s) / |VF6 - VF5|) \text{ (dB)}$$

(5) In-phase signal rejection ratio (CMRR)

$$CMRR = 20 \log (4 (1 + R_f / R_s) / |VF8 - VF7|) \text{ (dB)}$$

(6) (In-phase input voltage range) (PSRR)

$$PSRR = 20 \log (12 (1 + R_f / R_s) / |VF10 - VF9|) \text{ (dB)}$$

● Measurement circuits




Fig. 2 Iq




Fig. 3 Maximum output voltage: High




Fig. 4 Maximum output voltage: Low




Fig. 5 Slew rate (I)




Fig. 6 Slew rate (II)




Fig. 7 Band width frequency gain




Fig. 8 Input conversion noise voltage




Fig. 9 Crosstalk between A and B




Fig. 10 Total harmonic distortion




Fig. 11 Channel separation (I)




Fig. 12 Channel separation (II)

● Application example




Fig.13

●Operation notes

(1) Pin 13 is the reference output pin, from which 1 / 2 V_{CC} is output. The value for the bypass capacitor should be determined based on the desired characteristics. A value between 500pF and 1 μ F may produce oscillation, so if AC grounding is being used, always use a bypass capacitor with a value of at least 10 μ F. Also, Pin 12 is designated for reference circuit input, so if reference output is being used, always use a bypass capacitor for AC grounding. (We recommend a bypass capacitor with a value of 22 μ F.)

· Reference data (these values are intended only as a reference, and performance is not guaranteed)

Pin 12 bypass capacitor (μ F)	Ripple rejection ratio ($f_{IN} = 100$ Hz) (dB)	Output rise time (ms)*
10	- 35	150
22	- 42	300
47	- 48	550

* Test conditions: When power supply is on ($V_{CC} = 8V$), time equal to 90% of V_{CC} bypass capacitor, Pin 13 bypass capacitor 100 μ F, output smoothing voltage.

(2) This IC offers stability even at low gain (0 to 20dB), but a capacitance load of 200pF or higher may cause oscillation (the phase margin at a capacitance of 200pF is 10° typ. ($T_a = 85^\circ C$, 0dB point)). Consequently, please make sure sufficient care is taken in terms of the capacitance load.

When using a 0dB buffer, as shown in the application example (Figure 13), introducing a bias resistance of several k Ω to the negative input (R11 and R12 in Figure 13, indicated as circled items) results in greater stability in terms of the capacitance load.

●Truth value table

	ch1	ch2	ch3	OFF	Conditions
SW1 (8pin)	H	H	L	L	Corresponds to μ COM output
SW2 (9pin)	H	L	H	L	

* "H" when the applied voltage at pins 8 and 9 is 2.0V or more, and "L" when it is 1.0V or less.

●Electrical characteristic curves




Fig. 14 Distortion vs. frequency




Fig. 15 Channel separation and crosstalk vs. frequency





Fig. 16 Distortion vs. output voltage

Fig. 17 Reference voltage vs.
pin 13 output current

●External dimensions (Units: mm)

