# NBCD SIGN AND MAGNITUDE ADDER/SUBTRACTER

Prepared by
Joe Roy
Industrial Logic
Applications Engineering

This note describes a parallel sign and magnitude adder/subtracter for natural binary coded decimal (NBCD) numbers. The design is implemented with CMOS MSI functions: the MC14560 NBCD Adder and MC14561 9's Complementer. Decimal number representations, complement arithmetic, and adder/subtracters for unsigned numbers are also discussed.



**MOTOROLA** Semiconductor Products Inc.

### **NBCD SIGN AND MAGNITUDE** ADDER/SUBTRACTER

### INTRODUCTION

Frequently in small digital systems, simple decimal arithmetic is performed. Decimal data enters and leaves the system arithmetic unit in a binary coded decimal (BCD) format. The adder/subtracter in the arithmetic unit may be required to accept sign as well as magnitude, and generate sign, magnitude, and overflow. In the past, it has been cumbersome to build sign and magnitude adder/subtracters. Now, using Motorola's MSI CMOS functions, the MC14560 NBCD Adders and MC14561 9's Complementers, NBCD adder/subtracters may be built economically, with surprisingly low package count and moderate speed.

Some background information on BCD arithmetic is presented here, followed by simple circuits for unsigned adder/subtracters. The final circuit discussed is an adder/ subtracter for signed numbers with complete overflow and sign correction logic.

### DECIMAL NUMBER REPRESENTATION

Because logic elements are binary or two-state devices, decimal digits are generally represented as a group of bits in a weighted format. There are many possible binary codes which can be used to represent a decimal number. One of the most popular codes using 4 binary bits to represent 0 thru 9 is Natural Binary Coded Decimal (NBCD or 8-4-2-1 code).

23 22 21 20

NBCD is a weighted code. If a value of "0" or "1" is assigned to each of the bit positions, where the rightmost position is 20 and the leftmost is 23, and the values are summed for a given code, the result is equal to the decimal digit represented by the code. Thus, 0110 equals 0.23 + 1.22 + 1.21 + 0.20 = 4 + 2 = 6. The 1010, 1011, 1100, 1101, 1110, and 1111 binary codes are not used. Because of these illegal states, the addition and subtraction of NBCD numbers is more complex than similar calculations on straight binary numbers.

### ADDITION OF UNSIGNED NBCD NUMBERS


When 2 NBCD digits, A and B, and a possible carry, C, are added, a total of 20 digit sums (A + B + C) are possible as shown in Table 1.

The binary representations for the digit sums 10 thru 19 are offset by 6, the number of unused binary states, and are not correct. An algorithm for obtaining the correct sum is shown in Figure 1. A conventional method of implementing the BCD addition algorithm is shown in Figure 2(a). The NBCD digits, A and B, are summed by a 4 bit binary full adder. The resultant (sum and carry) is input to a binary/BCD code converter which generates the correct BCD code and carry.

An NBCD adder block which performs the above function is available in a single CMOS package (MC14560). Figure 2(b) shows n decades cascaded for addition of n digit unsigned NBCD numbers. Add time is typically 0.1 + 0.2n us for n decades. When the carry out of the most significant decade is a logical "1", an overflow is indicated.

### COMPLEMENT ARITHMETIC

Complement arithmetic is used in NBCD subtraction That is, the "complement" of the subtrahend is added to the minuend. The complementing process amounts to



Binary code is often used in modified form. A 4-bit binary word has 16 states. 0 through 15. However, in the commonly used decimal sys tem, the basic digits are 0 through 9. Binary code is converted to BCD (binary coded decimal) by "shearing off" the illegal states 10 through 15 as shown. Then each decimal digit is represented by 4 bits

Circuit diagrams external to Motorola products are included as a means of illustrating typical semiconductor applications, consequently, complete information sufficient for construction purposes is not necessarily given. The information in this Application Note has been care fully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of Motorola Inc. or others,

biasing the subtrahend such that all possible sums are positive. Consider the subtraction of the NBCD numbers, A and B:

$$R = A - B$$

where R is the result. Now bias both sides of the equation by  $10^N$  - 1 where N is the number of digits in A and B.

$$R + 10N - 1 = A - B + 10N - 1$$

Rearranging,

$$R + 10^{N} - 1 = A + (10^{N} - 1 - B)$$

The term  $(10^N-1-B)$ , -B biased by  $10^N-1$ , is known as the 9's complement of B. When A>B,  $R+10^N-1>10^N-1$ ; thus R is a positive number. To obtain R, 1 is added to  $R+10^N-1$ , and the carry term,  $10^N$ , is dropped. The addition of 1 is called End Around Carry (EAC).

When A < B, R +  $10^N$  - 1 <  $10^N$  -1, no EAC results and R is a negative number biased by  $10^N$  - 1; thus R +  $10^N$  - 1 is the 9's complement of R.

TABLE 1 - Sum = A + B + C

		T	
	Decimal	Corrected	
Binary Sums	Number	Binary Sums	
0000	0	0000	
0001	1	0001	
0010	2	0010	
0011	3	0011	
0100	4	0100	
0101	5	0101	
0110	6	0110	
0111	7	0111	
1000	8	1000	
1001	9	1001	
1010	10	0000 + Carry	
1011	11	0001 + Carry	
1100 Non valid	12	0010 + Carry	
1101 BCD	13	0011 + Carry	
1110 representation	14	0100 + Carry	
1111丿	15	0101 + Carry	
0000 + Carry	16	0110 + Carry	
0001 + Carry	17	0111 + Carry	
0010 + Carry	18	1000 + Carry	
0011 + Carry	19	1001 + Carry	




FIGURE 1 — Unsigned NBCD Addition Algorithm




FIGURE 2 - Addition of Unsigned NBCD Numbers

### SUBTRACTION OF UNSIGNED NBCD NUMBERS

Nine's complement arithmetic requires an element to perform the complementing function. An NBCD 9's complementer may be implemented using a 4 bit binary adder and 4 inverters, or with combinatorial logic. The Motorola MC14561 9's complementer is available in a single package. It has true and inverted complement disable, which allow straight-through or complement modes of operation. A "zero" line forces the outputs to "0". Figure 3 shows an NBCD subtracter block using the MC14560 and MC14561. Also shown are n cascaded blocks for subtraction of n digit unsigned numbers. Subtract time is 0.6 + 0.4n µs for n stages. Underflow (borrow) is indicated by a logical "0" on the carry output

of the most significant digit. A "0" carry also indicates that the difference is a negative number in 9's complement form. If the result is input to a 9's complementer, as shown, and its mode controlled by the carry out of the most significant digit, the output of the complementer will be the correct negative magnitude. Note that the carry out of the most significant digit (MSD) is the input to carry in of the least significant digit (LSD). This End Around Carry is required because subtraction is done in 9's complement arithmetic.

By controlling the complement and overflow logic with an add/subtract line, both addition and subtraction are performed using the basic subtracter blocks (Figure 4).




FIGURE 3 - Subtraction of Unsigned NBCD Numbers




FIGURE 4 - Adder/Subtracter for Unsigned NBCD Numbers

## ADDITION AND SUBTRACTION OF SIGNED NBCD NUMBERS

Using MC14560 NBCD Adders and MC14561 9's Complementers, a sign and magnitude adder/subtracter can be configured (Figure 5). Inputs A and B are signed positive (AS, BS = "0") or negative (AS, BS = "1"). B is added to or subtracted from A under control of an Add/Sub line (subtraction = "1"). The result, R, of the operation is positive signed, positive signed with overflow, negative signed, or negative signed with overflow. Add/subtract time is typically  $0.6 + 0.4n \mu s$  for n decades.

An exclusive-OR of Add/Sub line and BS produces BS', which controls the B complementers. If BS, the sign of B, is a logical "1" (B is negative) and the Add/Sub line is a "0" (add B to A), then the output of the exclusive-OR (BS') is a logical "1" and B is complemented. If BS = "1" and Add/Sub = "1", B is not complemented since subtracting a negative number is the same as adding a positive number. When Add/Sub is a "1" and BS = "0", BS' is a "1" and B is complemented. The A complementer is controlled by the A sign bit, AS. When AS = "1", A is complemented.

The truth table and Karnaugh maps for sign, overflow, and End Around Carry are shown in Figures 6 and 7. Note the use of BS' from the exclusive-OR of Add/Sub and BS. BS' eliminates Add/Sub as a variable in the truth table. As an example of truth table generation, consider an n decade adder/subtracter where AS = "0", BS = "1", and Add/Sub = "0". B is in 9's complement form,  $10^N - 1 - B$ . Thus  $A + (10^N - 1 - B) = 10^N - 1 + (A - B)$ .

There is no carry when  $A \leq B$ , and the sign is negative (sign = "1"). When AS and BS are opposite states and Add/Sub is a "0" (add mode), no overflow can occur (overflow = "0"). The other output states are determined in a similar manner (see Figure 6).

From the Karnaugh maps it is apparent that End Around Carry is composed of the two symmetrical functions S2 and S3 of three variables with AS BS' Cout as the center of symmetry. This is the definition of the majority logic function M3(ABC). Similarly the Sign is composed of the symmetrical functions S2(3) and S3(3) but with the center of symmetry translated to ASBS' This is equivalent to the majority function  $\overline{C}_{out}$ .  $M_3(A_SB_S' \overline{C}_{OUT})$ . Further evaluation of the maps and truth table reveal that Overflow can be generated by the exclusive-OR function of End Around Carry and Carry Out. This analysis results in a minimum device count consisting of one exclusive-OR package and one dual Majority Logic package to implement BS', EAC, Sign and Overflow. The logic connections of these devices are shown in Figure 5.

The output sign,  $R_S$ , complements the result of the add/subtract operation when  $R_S = "1"$ . This is required because the adder performs 9's complement arithmetic. Complementing, when  $R_S$  indicates the result is negative, restores sign and magnitude convention.

Several variations of the adder/subtracter are possible. For example, 9's complement is available at the output of the NBCD adders, and output complementers are eliminated if sign and magnitude output is not required.

			Arithmetic Expression for R* (Result) (N = Number of Digits,		STUTPUD	
	INPUTS		10N = Modulus	(FAC)	Sign of R	Overflow
AS	S	Court	A, B, R are Positive	"1" EAC	"1" = Negative	~1" = Overflow
Neg C	0	Carry	A + A a a	No EAC ("0") because R is correct result.	Since A and B are positive signed ("0").	When $C_{Qut} = .0^{\circ}$ , there is no certy (R < $10^{\rm M}$ ) and thus no overflow (**0**).
, , ,	0	-				When Court = "1", there is a cerry (A > 10 <sup>N</sup> ) and thus overflow [-11]
				No EAC ("0") because 9's	A < 8 when Cout * "0"	
0		0	0 + 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	complement expression for R is correct result.	thus sign of R must be negative ("1").	
0	-	-	4 10 4 4 10 V	EAC = "1" because ex- pression for R is in error by 1.	A > B when Cout " thus sign of R must be positive ("0").	There is never an overflow when
-	0	0	8 8 4 8 4 4 (10 N - 1 - A)	No EAC ("0") because 9's complement expression for R is correct result.	B ≤ A when C <sub>OUT</sub> = "0". thus sign of R must be negative ("1").	
-	0	-	1 - A + 10 N - 1	EAC = 11" because ex- pression for R is in error	B > A when C <sub>out</sub> " '1'. thus sign of R must be positive ('10').	
-	-	0	α 	EAC =1" because 9's complement expression	Since A and B are negative signed signed	When $C_{OUT} = (0)^{-1}$ there is no carry (B < 10 <sup>N</sup> ) and (A + B) > 10 <sup>N</sup> = 1 indicating overflow (11 <sup>N</sup> ).
		-	(10N-1-A)+	for B is in error by 1.	-	When Cout 1111, there is a carry
<b>-</b> -	-		* - (A + B) + 2 × 10 N - 2			R ≥ 10 V and (A + B) ≤ 10 V = 1 and cating no overflow (**0**)

FIGURE 6- Truth Table Generation for EAC, Sign, and Overflow Logic




FIGURE 5 - Sign and Magnitude Adder/Subtracter with Overflow


### TRUTH TABLE

INPUTS		OUTPUTS			
AS	BS'	Cout	EAC	SGN	OVF
0	0	0	0	0	0
0	1	0	0	1	0
1	0	0	0	1	0
1	1	0	1	1	1
0	0	1	0	0	1
0	1	1	1	0	0
1	0	1	1	0	0
1	1	1	1	1	0

Bs' = (Add/Sub) + Bs As = Sign of A ("1" = Negative) Bs = Sign of B ("1" = Negative)

Cout # Adder Carry Out

### KARNAUGH MAPS



0

FIGURE 7 - Mapping of EAC, Sign and Overflow Logic

### **SUMMARY**

The concepts of binary code representations for decimal numbers, addition, and complement subtraction were discussed in detail. Using the basic Adder and Complementer MSI blocks, adder/subtracters for both signed and unsigned numbers were illustrated with examples.

### REFERENCES

0

0

1

0

- 1. Chu, Y.: Digital Computer Design Fundamentals, New York, McGraw-Hill, 1962.
- 2. McMOS Handbook, Motorola Inc., 1st Edition.

1

0

1

0

0

0

- 3. Beuscher, H.: Electronic Switching Theory and Circuits, New York, Van Nostrand Reinhold. 1971.
- 4. Garrett, L.: CMOS May Help Majority Logic Win Designer's Vote, Electronics, July 19, 1973.
- 5. Richards, R.: Digital Design, New York, Wiley-Interscience, 1971.

"HI: This item is marked with the letters 'HI' to indicate that these documents are included for Historical Information only. This document was developed at a Design Centre strategically located throughout the global community and was originally written to support a local need. Whilst the basic concepts of this publication may have broad global applicability, specific Motorola semiconductor parts may be referred to that are currently available for limited distribution in a specific region and may only be supported by the country of origin of the document in which it is referenced. However, before attempting to design-in a device referenced, the user should contact the local Motorola supplier or sales office to confirm product availability and if application support is available.

All products are sold on Motorola's Terms & Conditions of Supply. In ordering a product covered by this document the Customer agrees to be bound by those Terms & Conditions and nothing contained in this document constitutes or forms part of a contract (with the exception of the contents of this Notice). A copy of Motorola's Terms & Conditions of Supply is available on request.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and Motorola and complete trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

The Customer should ensure that it has the most up to date version of the document by contacting its local Motorola office. This document supersedes any earlier documentation relating to the products referred to herein. The information contained in this document is current at the date of publication. It may subsequently be updated, revised or withdrawn.

### Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



MOTOROLA

9577 PRINTED IN USA 7/93 MPS/POD

