

C-MOS ADVANCED GRAPHIC DISPLAY CONTROLLER

-TOP VIEW-



(V_{DD} = +5V)

PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL
1	—	GND	25	I/O	DAD4	49	O	DA22	73	I	DMAAK
2	I/O	MAD12	26	I/O	DAD5	50	O	DA23	74	O	INT
3	I/O	MAD5	27	I/O	DAD6	51	O	DUBE	75	O	READY
4	I/O	MAD13	28	I/O	DAD7	52	O	DLBE	76	I	RESET
5	I/O	MAD6	29	I/O	DAD8	53	—	GND	77	—	IC
6	I/O	MAD14	30	I/O	DAD9	54	—	GND	78	—	GND
7	I/O	MAD7	31	I/O	DAD10	55	O	WAIT	79	I	CSIR
8	I/O	MAD15	32	I/O	DAD11	56	O	DASTB	80	I	CSDM
9	—	V _{DD}	33	I/O	DAD12	57	O	DRD	81	I	RD
10	—	GND	34	I/O	DAD13	58	O	DWR	82	I	WR
11	I	MA16	35	I/O	DAD14	59	O	HLDK	83	—	GND
12	I	MA17	36	I/O	DAD15	60	I	HLDRO	84	—	GND
13	I	MA18	37	—	IC	61	—	IC	85	—	V _{DD}
14	I	MA19	38	—	IC	62	O	DT/DISP	86	I/O	MAD0
15	I	ASTB	39	—	GND	63	O	BLANK	87	I/O	MAD8
16	I	UBE	40	—	GND	64	I/O	HS/EXHS	88	I/O	MAD1
17	—	IC	41	—	V _{DD}	65	I/O	VS/EXVS	89	I/O	MAD9
18	—	IC	42	O	DA16	66	O	GCSR/IHS	90	I/O	MAD2
19	I	CK	43	O	DA17	67	I	SCK	91	I/O	MAD10
20	I/O	DAD0	44	O	DA18	68	—	IC	92	I/O	MAD3
21	I/O	DAD1	45	O	DA19	69	—	GND	93	I/O	MAD11
22	I/O	DAD2	46	O	DA20	70	—	V _{DD}	94	I/O	MAD4
23	—	IC	47	O	DA21	71	O	DPBSY			
24	I/O	DAD3	48	I	DWAIT	72	O	DMARO			

8	MAD15	DAD15	36
6	MAD14	DAD14	35
4	MAD13	DAD13	34
2	MAD12	DAD12	33
93	MAD11	DAD11	32
91	MAD10	DAD10	31
89	MAD9	DAD9	30
87	MAD8	DAD8	29
7	MAD7	DAD7	28
5	MAD6	DAD6	27
3	MAD5	DAD5	26
94	MAD4	DAD4	25
92	MAD3	DAD3	24
90	MAD2	DAD2	22
88	MAD1	DAD1	21
86	MAD0	DAD0	20
14	MA19	DA23	50
13	MA18	DA22	49
12	MA17	DA21	47
11	MA16	DA20	46
		DA19	45
		DA18	44
		DA17	43
		DA16	42
73	DMAAK	WAIT	55
79	CSIR	DMARQ	72
80	CSDM	INT	74
81	RD	READY	75
82	WR	BLANK	63
15	ASTB	HS/EXHS	64
16	UBE	VS/EXVS	65
		DUBE	51
60	HLDRQ	DLBE	42
19	CK	HLDK	59
67	SCK	DWR	58
		DRD	57
		DASTB	56
76	RESET	DT/DISP	62
		GCSR/IHS	66
48	DWAIT	DPBSY	71

INPUT

ASTB	; ADDRESS STROBE
CK	; CLOCK
CSDM	; CHIP SELECT DISPLAY MEMORY
CSIR	; CHIP SELECT INTERNAL REGISTER
DMAAK	; DMA ACKNOWLEDGE
DWAIT	; DRAWING WAIT
HLDRQ	; HOLD REQUEST
MA19-16	; MAIN ADDRESS
RESET	; RESET (PARAMETER REGISTER NO CLEAR)
RD	; READ
SCK	; SYNC CLOCK
UBE	; UPPER BYTE ENABLE
WR	; WRITE

OUTPUT

BLANK	; DISPLAY ERASE CONTROL
DA23-16	; DISPLAY ADDRESS
DASTB	; DISPLAY ADDRESS STROBE
DLBE	; DISPLAY LOWER BYTE ENABLE
DMARQ	; DMA REQUEST
DPBSY	; DRAWING PROCESSOR BUSY
DRD	; DISPLAY READ
DT/DISP	; DATA TRANSFER/DISPLAY
DUBE	; DISPLAY UPPER BYTE ENABLE
DWR	; DISPLAY WRITE
GCSR/IHS	; GRAPHIC CURSOR/ INTERNAL HORIZONTAL SYNC
HLDK	; HOLD ACKNOWLEDGE
INT	; INTERRUPT
READY	; RD/WR ACCESS WITH LOW OUTPUT
WAIT	; GDC WAIT CONTROL

INPUT/OUTPUT

DAD15-0	; DISPLAY/ADDRESS/DATA BUS
HS/EXHS	; H SYNC/EXTERNAL H SYNC
MAD15-0	; MAIN ADDRESS/DATA BUS
VS/EXVS	; V SYNC/EXTERNAL V SYNC

• PREDFINE DATA ACCESS

DATA BUS OF DIMENSION MEMORY

DLBE	DUBE	DATA ACCESS FORMAT
0	0	EVEN ADDRESS WORD
0	1	EVEN ADDRESS BYTE
1	0	ODD ADDRESS BYTE

0 ; LOW LEVEL

1 ; HIGH LEVEL

