

C-MOS FLOPPY DISK CONTROLLER

—TOP VIEW—



(VDD = +5V)

PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL
1	I	RD	17	O	INT	33	I	TRK0	49	I	INDEX
2	I	WR	18	O	DMARQ	34	O	WGATE	50	O	DS3
3	I	CS	19	I	TC	35	O	WDATA	51	O	HDL (SEL)
4	I	A0	20	I	ENDKCG	36	O	ME3 (ENBL1)	52	O	DEN0
5	I	A1	21	I	DRV2	37	—	GND	53	O	DEN1
6	I	A2	22	I	PCTYP0	38	O	ME2 (ENBL0)	54	O	TDO
7	I/O	DB0	23	I	PCTYP1	39	O	NC (LSTRB)	55	I	TCK
8	I/O	DB1	24	O	CGP1	40	O	SIDE (CA2)	56	I	TMS
9	I/O	DB2	25	O	CGP2	41	O	STEP (CA1)	57	I	TDI
10	I/O	DB3	26	—	GND	42	O	DIR (CA0)	58	—	VDD
11	—	GND	27	O	LPF1	43	O	ME1	59	I	XB
12	I/O	DB4	28	O	LPF2	44	O	ME0	60	—	XA2
13	I/O	DB5	29	—	VDD	45	—	GND	61	I	XA1
14	I/O	DB6	30	I	DKCG/READY	46	O	DS2	62	—	GND
15	I/O	DB7	31	I	RDATA	47	O	DS1	63	I	RESET
16	—	VDD	32	I	WPRT	48	O	DS0	64	I	DMAAK

NOTE : () APPLIES TO ONLY APPLE FDD MODE.

INPUT

A0 - A2	; ADDRESS
$\overline{\text{CS}}$	; CHIP SELECT
$\overline{\text{DKCG/READY}}$	; DISK CHANGE/READY
$\overline{\text{DMAAK}}$	; DMA ACKNOWLEDGE
$\overline{\text{DRV2}}$	; DRIVE2
$\overline{\text{ENDKCG}}$	; ENABLE DISK CHANGE
$\overline{\text{INDEX}}$	; INDEX PULSE
PCTYP0, PCTYP1	; PC TYPE
$\overline{\text{RD}}$	; READ
RDATA	; READ DATA
RESET	; RESET
TC	; TERMINAL COUNT
TCK	; TEST CLOCK
TDI	; TEST DATA
TMS	; TEST MODE SELECT
$\overline{\text{TRK0}}$	; TRACK0
$\overline{\text{WR}}$	; WRITE
WPRT	; WRITE PROTECT
XA1, XA2	; CRYSTAL A
XB	; CRYSTAL B

OUTPUT

CGP1, CGP2	; CHARGE PUMP
DEN0, DEN1	; DENSITY
DIR (CA0)	; DIRECTION (CA0)
DMARQ	; DMA REQUEST
DS0 - DS3	; DRIVE SELECT
HDLD (SEL)	; HEAD LOAD (SEL)
INT	; INTERRUPT REQUEST
LPF1, LPF2	; LOW PASS FILTER
ME0, ME1	; MOTOR ENABLE
ME2 (ENBL0)	; MOTOR ENABLE2 (ENABLE0)
ME3 (ENBL1)	; MOTOR ENABLE3 (ENABLE1)
NC (LSTRB)	; NO CONNECTION (LINE STROBE)
SIDE (CA2)	; SIDE (CA2)
STEP (CA1)	; STEP (CA1)
TDO	; TEST DATA
WDATA	; WRITE DATA
WGATE	; WRITE GATE

INPUT/OUTPUT

DB0 - DB7	; DATA BUS
-----------	------------

