


C-MOS INTERRUPT CONTROL UNIT

—TOP VIEW—



INTR0 - INTR7 : INTERRUPT REQUEST INPUTS
D0 - D7 : DATA BUS INPUTS/OUTPUTS
CS : CHIP SELECT INPUT
RD : READ STROBE INPUT
WR : WRITE STROBE INPUT
A0 : ADDRESS INPUT
INT : INTERRUPT OUTPUT
INTAK : INTERRUPT ACKNOWLEDGE INPUT
 $\overline{SV}/(\overline{BUF}\overline{R}/\overline{W})$: CONTROLLED/BUFFER READ/WRITE INPUT/OUTPUT
SA0 - SA2 : CONTROLLED ADDRESS INPUTS/OUTPUTS

25	INTR0	D0	9
26	INTR1	D1	8
27	INTR2	D2	7
28	INTR3	D3	6
29	INTR4	D4	5
30	INTR5	D5	4
31	INTR6	D6	3
32	INTR7	D7	2
36	INTAK		
20	$\overline{SV}/(\overline{BUF}\overline{R}/\overline{W})$		
37	A0	SA0	14
39	CS	SA1	15
40	WR	SA2	19
41	RD		
		INT	21

