


C-MOS PARALLEL INTERFACE UNIT


—TOP VIEW—



A1, A0 ; ADDRESS
 CS ; CHIP SELECT
 D7 - D0 ; DATA BUS
 P07 - P00 ; PORT 0

P17 - P10 ; PORT 1
 P27 - P20 ; PORT 2
 RD ; READ STROBE
 WR ; WRITE STROBE

IC ; INTERNALLY CONNECTED



CS	RD	WR	A1	A0	OPERATION	CPU ACTION
0	0	1	0	0	PORT0 → DATA • BUS	INPUT
0	0	1	0	1	PORT1 → DATA • BUS	INPUT
0	0	1	1	0	PORT2 → DATA • BUS	INPUT
0	0	1	1	1	DISABLE	
0	0	0	X	X		
0	1	0	0	0	DATA • BUS → PORT0	OUTPUT
0	1	0	0	1	DATA • BUS → PORT1	OUTPUT
0	1	0	1	0	DATA • BUS → PORT2	OUTPUT
0	1	0	1	1	DATA • BUS → COMMAND REGISTER	OUTPUT
0	1	1	X	X	HIGH IMPEDANCE	
1	X	X	X	X		

0 : LOW LEVEL
 1 : HIGH LEVEL
 X : DON'T CARE

