




—TOP VIEW—





A0–A19	; ADDRESS BUS OUTPUTS
CLKOUT	; SYSTEM CLOCK OUTPUT
CTS0, CTS1	; CLEAR TO SEND INPUT/OUTPUT
D0–D7	; DATA BUS INPUTS/OUTPUTS
DMAAK0, DMAAK1	; DMA ACKNOWLEDGE CH0, CH1 OUTPUTS
DMARQ0, DMARQ1	; DMA REQUEST CH0, CH1 INPUTS
EA	; ROM-LESS MODE SET INPUT
HLDK	; HOLD ACKNOWLEDGE OUTPUT
HLDRQ	; HOLD REQUEST INPUT
IC	; INTERNAL CONNECT
INTP0, INTP1	; INTERRUPT REQUEST INPUTS
INTP2	; INTERRUPT REQUEST INPUT
INTAK	; INTERRUPT ACKNOWLEDGE OUTPUT
IOSTB	; I/O READ/WRITE STROBE OUTPUT
MREQ	; MEMORY REQUEST OUTPUT
MSTB	; MEMORY READ/WRITE STROBE OUTPUT
NMI	; NON-MASKABLE INTERRUPT INPUT
P00–P07	; PORT 0 INPUTS/OUTPUTS
P10–P17	; PORT 1 INPUTS/OUTPUTS
P20–P27	; PORT 2 INPUTS/OUTPUTS
PT0–PT7	; PORT 0 INPUTS
INT/POLL	; INTERRUPT REQUEST INPUT
READY	; READY INPUT
REFRQ	; REFRESH REQUEST OUTPUT
RESET	; RESET INPUT
R/W	; READ AND WRITE CYCLE OUTPUT
RXD0, RXD1	; SERIAL DATA INPUTS
SCKO	; SERIAL CLOCK OUTPUT
TC0, TC1	; DMA (CH0/CH1) ENDING OUTPUTS
TOUT	; TIMER OUTPUTS
TXD0, TXD1	; SERIAL DATA OUTPUTS
VTH	; REF. V FOR COMPARATOR INPUT
X1, X2	; CRYSTAL 1, 2



PIN NO.	I/O	SYMBOL	PIN NO.	I/O	SYMBOL	PIN NO.	I/O	SYMBOL
1	O	IOSTB	29	O	A8	57	I/O	P26/H $\overline{\text{LDAK}}$
2	O	MREQ	30	O	A9	58	I/O	P27/H $\overline{\text{LDRQ}}$
3	I	EA	31	O	A10	59	I/O	P10/NMI
4	I/O	P00	32	O	A11	60	I/O	P11/ $\overline{\text{INTP0}}$
5	I/O	P01	33	O	A12	61	I/O	P12/ $\overline{\text{INTP1}}$
6	I/O	P02	34	O	A13	62	I/O	P13/ $\overline{\text{INTP2}}/\overline{\text{INTAK}}$
7	I/O	P03	35	O	A14	63	I/O	P14/ $\overline{\text{INT}}/\overline{\text{POLL}}$
8	I/O	P04	36	O	A15	64	I/O	P15/TOUT
9	—	IC	37	O	A16	65	I/O	P16/ $\overline{\text{SCKO}}$
10	I/O	P05	38	O	A17	66	I/O	P17/READY
11	I/O	P06	39	O	A18	67	I	PT0
12	I/O	P07/CLKOUT	40	O	A19	68	I	PT1
13	I/O	D0	41	I	RXD0	69	I	PT2
14	I/O	D1	42	—	GND	70	I	PT3
15	I/O	D2	43	I/O	CTS0	71	I	PT4
16	I/O	D3	44	O	TXD0	72	I	PT5
17	I/O	D4	45	I	RXD1	73	I	PT6
18	I/O	D5	46	I	CTS1	74	I	PT7
19	I/O	D6	47	O	TXD1	75	—	IC
20	I/O	D7	48	I/O	P20/DMARQ0	76	I	V $\overline{\text{TH}}$
21	O	A0	49	—	IC	77	—	GND
22	O	A1	50	I	V $\overline{\text{DD}}$ (+5V)	78	—	X1
23	O	A2	51	I/O	P21/ $\overline{\text{DMAAK0}}$	79	—	X2
24	O	A3	52	I/O	P22/ $\overline{\text{TC0}}$	80	I	V $\overline{\text{DD}}$ (+5V)
25	O	A4	53	—	IC	81	I	$\overline{\text{RESET}}$
26	O	A5	54	I/O	P23/DMARQ1	82	O	REFRQ
27	O	A6	55	I/O	P24/ $\overline{\text{DMAAK1}}$	83	O	R/ $\overline{\text{W}}$
28	O	A7	56	I/O	P25/ $\overline{\text{TC1}}$	84	O	MSTB