

C-MOS 16-BIT MICROPROCESSOR

—TOP VIEW—



TYPE	VDD
UPD70108, 70116	+5V
UPD70108H, 70116H	+5 or +3V

* UPD70108, 70108H ; LBS0 (HIGH) OUT
 UPD70116, 70116H ; $\overline{UBE}$ OUT

PIN NO.	FUNCTION	
	$\overline{S}/\overline{LG}$ =HIGH LEVEL	$\overline{S}/\overline{LG}$ =LOW LEVEL
24	$\overline{INTAK}$	QS1
25	ASTB	QS0
26	$\overline{BUFEN}$	BS0
27	BUF $\overline{R}/\overline{W}$	BS1
28	$\overline{IO}/\overline{M}$	BS2
29	$\overline{WR}$	$\overline{BUSLOCK}$
30	HLD $\overline{AK}$	$\overline{RQ}/\overline{AK1}$
31	HLD $\overline{RQ}$	$\overline{RQ}/\overline{AK0}$
34	LBS0 (UPD70108/H)	HIGH LEVEL

INPUT

CLK	; CLOCK
HLDRQ	; HOLD REQUEST
INT	; MASKABLE INTERRUPT
NMI	; NON-MASKABLE INTERRUPT
POLL	; POLL CHECK
READY	; READ/WRITE CYCLE EXPANDER
RESET	; CPU RESET
S/LG	; SMALL/LARGE

OUTPUT

A16/PS0 - A19/PS3	; ADDRESS BUS/PROCESSOR STATUS
ASTB	; ADDRESS STROBE
BS0 - BS2	; BUS STATUS
BUFEN	; BUFFER ENABLE
BUF $\overline{R/W}$	; BUFFER READ/WRITE
BUSLOCK	; BUS LOCK
HLDAK	; HOLD ACKNOWLEDGE
INTAK	; INTERRUPT ACKNOWLEDGE
$\overline{IO/M}$	; IO/MEMORY
LBS0	; LATCHED BUS STATUS 0 (UPD70108/H)
QS0, QS1	; QUEUE STATUS
$\overline{RD}$	; READ STROBE
$\overline{UBE}$	; UPPER BYTE ENABLE (UPD70116/H)
$\overline{WR}$	; WRITE STROBE

INPUT/OUTPUT

AD0 - AD15	; ADDRESS/DATA BUS
$\overline{RQ/AK0}$, $\overline{RQ/AK1}$	; HOLD REQUEST IN/ACKNOWLEDGE OUT

OTHER

IC	; INTERNALLY CONNECTED
----	------------------------

