

C-MOS 8-BIT MICROPROCESSOR
—TOP VIEW—



TYPE	VDD
UPD70108, 70116	+5V
UPD70108H, 70116H	+5 or +3V

* UPD70108, 70108H ; LBS0 (HIGH) OUT
UPD70116, 70116H ; UBE OUT

PIN NO.	FUNCTION	
	S/LG=HIGH LEVEL	S/LG=LOW LEVEL
38	$\overline{\text{INTAK}}$	QS1
39	ASTB	QS0
41	$\overline{\text{BUFEN}}$	BS0
42	BUF R/W	BS1
43	$\overline{\text{IO/M}}$	BS2
44	$\overline{\text{WR}}$	BUSLOCK
45	HLD $\overline{\text{AK}}$	$\overline{\text{RQ/AK1}}$
47	HLD $\overline{\text{RQ}}$	$\overline{\text{RQ/AK0}}$
50	LBS0 (UPD70108/H)	HIGH LEVEL

INPUT

CLK ; CLOCK
 HLD $\overline{\text{RQ}}$; HOLD REQUEST
 INT ; MASKABLE INTERRUPT
 $\overline{\text{NMI}}$; NON-MASKABLE INTERRUPT
 POLL ; POLL CHECK
 READY ; READ/WRITE CYCLE EXPANDER
 RESET ; CPU RESET
 $\overline{\text{S/LG}}$; SMALL/LARGE

OUTPUT


A16/PS0 - A19/PS3 ; ADDRESS BUS/PROCESSOR STATUS
 ASTB ; ADDRESS STROBE
 BS0 - BS2 ; BUS STATUS
 $\overline{\text{BUFEN}}$; BUFFER ENABLE
 BUF R/W ; BUFFER READ/WRITE
 $\overline{\text{BUSLOCK}}$; BUS LOCK
 HLD $\overline{\text{AK}}$; HOLD ACKNOWLEDGE
 $\overline{\text{INTAK}}$; INTERRUPT ACKNOWLEDGE
 $\overline{\text{IO/M}}$; IO/MEMORY
 LBS0 ; LATCHED BUS STATUS 0 (UPD70108/H)
 QS0, QS1 ; QUEUE STATUS
 $\overline{\text{RD}}$; READ STROBE
 $\overline{\text{UBE}}$; UPPER BYTE ENABLE (UPD70116/H)
 $\overline{\text{WR}}$; WRITE STROBE

INPUT/OUTPUT

AD0 - AD15 ; ADDRESS/DATA BUS
 $\overline{\text{RQ/AK0}}$, $\overline{\text{RQ/AK1}}$; HOLD REQUEST IN/ACKNOWLEDGE OUT

OTHER

IC ; INTERNALLY CONNECTED



* UPD70108, 70108H ; LBS0 (HIGH)
UPD70116, 70116H ; UBE