UMA1019M

FEATURES

- Low current from 3 V supply
- Fully programmable RF divider
- · 3-line serial interface bus
- Independent fully programmable reference divider, driven from external crystal oscillator
- Dual phase detector outputs to allow fast frequency switching
- Dual power-down modes.

APPLICATIONS

- 2 GHz mobile telephones
- Portable battery-powered radio equipment.

GENERAL DESCRIPTION

The UMA1019M BICMOS device integrates prescalers, a programmable divider, and phase comparator to implement a phase-locked loop.

DADAMETED

The device is designed to operate from 3 NiCd cells, in pocket phones, with low current and nominal 5 V supplies.

The synthesizer operates at RF input frequencies up to 2.4 GHz. The synthesizer has a fully programmable reference divider. All divider ratios are supplied via a 3-wire serial programming bus.

Separate power and ground pins are provided to the analog and digital circuits. The ground leads should be externally short-circuited to prevent large currents flowing across the die and thus causing damage. Digital supplies $V_{DD1},\,V_{DD2}$ and V_{DD3} must also be at the same potential. V_{CC} must be equal to or greater than V_{DD} (i.e. $V_{DD}=3~V$ and $V_{CC}=5~V$ for wider tuning range).

The phase detector uses two charge pumps, one provides normal loop feedback, while the other is only active during fast mode to speed-up switching. All charge pump currents (gain) are fixed by an external resistance at pin I_{SET} (pin 14). Only passive loop filters are used; the charge-pumps function within a wide voltage compliance range to improve the overall system performance.

QUICK REFERENCE DATA

CVMDOL

STIMBOL	PARAMETER	CONDITIONS	WIIN.	I YP.	WAX.	UNII
V _{CC} , V _{DD}	supply voltage	$V_{CC} \ge V_{DD}$	2.7	_	5.5	V
I _{CC} + I _{DD}	supply current		_	9.4	_	mA
I _{CCPD} , I _{DDPD}	current in power-down mode per supply		_	12	_	μΑ
f _{VCO}	RF input frequency		1700	1900	2400	MHz
f _{XTAL}	crystal reference input frequency		3	_	40	MHz
f _{PC}	phase comparator frequency		_	200	_	kHz
T _{amb}	operating ambient temperature		-30	_	+85	°C

CONDITIONS


ORDERING INFORMATION

TYPE NUMBER		PACKAGE			
I TPE NUMBER	NAME	DESCRIPTION	VERSION		
UMA1019M	SSOP20	plastic shrink small outline package; 20 leads; body width 4.4 mm	SOT266-1		

2

UMA1019M


BLOCK DIAGRAM



UMA1019M

PINNING

SYMBOL	PIN	DESCRIPTION
FAST	1	control input to speed-up main synthesizer
CPF	2	speed-up charge-pump output
СР	3	normal charge-pump output
V _{DD1}	4	digital power supply 1
V_{DD2}	5	digital power supply 2
RFI	6	2 GHz RF main divider input
DGND1	7	digital ground 1
f _{XTAL}	8	crystal frequency input from TCXO
POFF	9	power-down input
n.c.	10	not connected
CLK	11	programming bus clock input
DATA	12	programming bus data input
Ē	13	programming bus enable input (active LOW)
I _{SET}	14	regulator pin to set the charge-pump currents
n.c.	15	not connected
AGND	16	analog ground
n.c.	17	not connected
V _{CC}	18	supply for charge-pump
V_{DD3}	19	digital power supply 3
LOCK	20	in-lock detect output; test mode output



UMA1019M

FUNCTIONAL DESCRIPTION

General

Programmable reference and main dividers drive the phase detector. Two charge pumps produce phase error current pulses for integration in an external loop filter. A hardwired power-down input POFF (pin 9) ensures that the dividers and phase comparator circuits can be disabled.

The RFI input (pin 6) drives a pre-amplifier to provide the clock to the first divider stage. The pre-amplifier has a high input impedance, dominated by pin and pad capacitance. The circuit operates with signal levels from 60 mV up to 180 mV (RMS), and at frequencies as high as 2.4 GHz. The high frequency divider circuits use bipolar transistors, slower bits are CMOS. Divide ratios (512 to 131 071) allow a 2 MHz phase comparison frequency.

The reference and main divider outputs are connected to a phase/frequency detector that controls two charge pumps. The two pumps have a common bias-setting current that is set by an external resistance. The ratio between currents in fast and normal operating modes can be programmed via the 3-wire serial bus. The low current pump remains active except in power-down. The high current pump is enabled via the control input FAST (pin 1). By appropriate connection to the loop filter, dual bandwidth loops are provided: short time constant during frequency switching (FAST mode) to speed-up channel changes and low bandwidth in the settled state (on-frequency) to reduce noise and breakthrough levels.

The synthesizer speed-up charge pump (CPF) is controlled by the FAST input in synchronization with phase detector operation in such a way that potential disturbances are minimized. The dead zone (caused by finite time taken to switch the current sources on or off) is cancelled by feedback from the normal pump output to the phase detector thereby improving linearity.

An open drain transistor drives the output pin LOCK (pin 20). It is recommended that the pull-up resistor from this pin to V_{DD} is chosen to be of sufficient value to keep the sink current in the LOW state to below 400 μ A. The output will be a current pulse with the duration of the selected phase error. By appropriate external filtering and threshold comparison an out-of-lock or an in-lock flag is generated. The out-of-lock function can be disabled via the serial programming bus.

Serial programming bus

A simple 3-line unidirectional serial bus is used to program the circuit. The 3 lines are DATA, CLK and \overline{E} (enable). The data sent to the device is loaded in bursts framed by \overline{E} . Programming clock edges and their appropriate data bits are ignored until \overline{E} goes active LOW. The programmed information is loaded into the addressed latch when \overline{E} returns inactive HIGH. Only the last 21 bits serially clocked into the device are retained within the programming register. Additional leading bits are ignored, and no check is made on the number of clock pulses. The fully static CMOS design uses virtually no current when the bus is inactive. It can always capture new programmed data even during power-down.

However when the synthesizer is powered-on, the presence of a TCXO signal is required at pin 8 (f_{XTAL}) for correct programming.

Data format

Data is entered with the most significant bit first. The leading bits make up the data field, while the trailing four bits are an address field. The UMA1019M uses 4 of the 16 available addresses. The data format is shown in Table 1. The first entered bit is p1, the last bit is p21.

The trailing address bits are decoded on the inactive edge of \overline{E} . This produces an internal load pulse to store the data in one of the addressed latches. To ensure that data is correctly loaded on first power-up, \overline{E} should be held LOW and only taken HIGH after having programmed an appropriate register. To avoid erroneous divider ratios, the pulse is not allowed during data reads by the frequency dividers. This condition is guaranteed by respecting a minimum \overline{E} pulse width after data transfer.

The corresponding relationship between data fields and addresses is given in Table 2.

Power-down mode

The power-down signal can be either hardware (POFF) or software (sPOFF). The dividers are on when both POFF and sPOFF are at logic 0.

When the synthesizer is reactivated after power-down the main and reference dividers are synchronized to avoid possibility of random phase errors on power-up.

FIRST IN

PROGRAMMING REGISTER BIT USAGE

Low-voltage frequency synthesizer for radio telephones

UMA1019M

\leq	
note,	2
allocation	
Ξ	
±	
S.	
S.	
S.	
ά	

	-		eleph							
	16			ב	p21		0	_	0	-
p Td	DATA16	MSB			p20	ADDRESS	0	0	0	0
					p19	ADD	0	0	-	-
p2	DATA15				p18		0	0	0	0
۵	DAI	 -			p13 p14 p15 p16 p17 p18 p19 p20 p21	dto		×	PIM0	PR0
		CIEN	DATA COEFFICIENT		p16	dt1		×		
/	/	COEFF			p15	dt2		×		_
		DATA (p14	dt3		×		CIEN
9	A1				p13	dt4		×		OEFF
p16	DATA1			CATION	p12			×		/IDER C
p17	DATA0	SB	LSB	REGISTER BIT ALLOCATION	p11		S (2)	SPOFF X	MAIN DIVIDER COEFFICIENT	REFERENCE DIVIDER COEFFICIENT
a	DA	ئا			p10 p11	:IELD		×		REFERE
	8			REGI	6d	DATA FIELD	TEST BITS(2)	×	ER CC	
p18	ADD3				8d		TES	CR0 X	DIVID	
					р7			CR1	MAII	PR10
p19	ADD2	ESS			9d			×		×
		LATCH ADDRESS			p5	dt12		X TOO		×
p20	ADD1	LATCH	(note 1		p4			×		×
			ocation		p3	dt15 dt14 dt13		×		×
_	00		Bit allc		p2	dt15		×		×
p21	ADD0		Table 2 Bit allocation (note 1)	ᇤ	p1	dt16		×	PM16	×

- FT = first; LT = last; sPOFF = software power-down for synthesizer (1 = OFF); OOL = out-of-lock (1 = enabled).
- The test register should not be programmed with any other value except all zeros for normal operation

Fast and normal charge pumps current ratio (note 1) Table 3

CR1	CR0	lcp	lcpF	ICPF: ICP
0	0	$4 imes l_{ extsf{SET}}$	16 × I _{SET}	4:1
0	l	4 × I _{SET}	$32 imes l_{ ext{SET}}$	8:1
1	0	$2 imes l_{ extsf{SET}}$	$24 imes l_{ ext{SET}}$	12:1
1	l	$2 imes l_{SET}$	$32 imes I_{SET}$	16:1

Note

1. $I_{SET} = \frac{V_{14}}{R_{ext}}$; bias current for charge pumps.

LAST IN

Table 1 Format of programmed data

UMA1019M

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V _{DD}	digital supply voltage	-0.3	+5.5	V
V _{CC}	analog supply voltage	-0.3	+5.5	V
$\Delta V_{CC} - V_{DD}$	difference in voltage between V _{CC} and V _{DD}	-0.3	+5.5	V
V _n	voltage at pins 1, 6, 8, 9, 11 to 14 and 20	-0.3	V _{DD} + 0.3	V
V _{2, 3}	voltage at pins 2 and 3	-0.3	V _{CC} + 0.3	V
ΔV_{GND}	difference in voltage between AGND and DGND (these pins should be connected together)	-0.3	+0.3	V
P _{tot}	total power dissipation	_	150	mW
T _{stg}	storage temperature	-55	+125	°C
T _{amb}	operating ambient temperature	-30	+85	°C
Tj	maximum junction temperature	_	95	°C

HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices.

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
R _{th j-a}	thermal resistance from junction to ambient in free air	120	K/W

UMA1019M

Low-voltage frequency synthesizer for radio telephones

CHARACTERISTICS

 V_{DD1} = V_{DD2} = V_{DD3} = 2.7 to 5.5 V; V_{CC} = 2.7 to 5.5 V; T_{amb} = 25 °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply; pins	4, 5 and 18		Į.			
V_{DD}	digital supply voltage	$V_{DD1} = V_{DD2} = V_{DD3}$	2.7	_	5.5	V
V _{CC}	analog supply voltage	$V_{CC} \ge V_{DD}$	2.7	_	5.5	V
I _{DD}	synthesizer digital supply current	V _{DD} = 5.5 V	_	9	12.5	mA
Icc	charge pumps analog supply current	$V_{CC} = 5.5 \text{ V};$ $R_{ext} = 12 \text{ k}\Omega$	_	0.4	1.0	mA
I _{CCPD} , I _{DDPD}	current in power-down mode per supply	logic levels 0 or V _{DD}	_	12	50	μΑ
RF main divi	der input; pin 6					
f _{VCO}	RF input frequency		1700	1900	2400	MHz
V _{6(rms)}	AC-coupled input signal level (RMS value)	$R_s = 50 \Omega;$ 1.7 GHz < f_{VCO} < 2 GHz	60	_	400	mV
		$R_s = 50 \Omega;$ 2 GHz < f_{VCO} < 2.4 GHz	60	_	180	mV
Z _I	input impedance (real part)	f _{VCO} = 2 GHz	_	300	_	Ω
C _I	typical pin input capacitance	indicative, not tested	_	2	_	pF
R _m	main divider ratio		512	_	131071	
f _{PCmax}	maximum phase comparator frequency		_	2000	_	kHz
f _{PCmin}	minimum phase comparator frequency		_	10	_	kHz
Crystal refer	ence divider input; pin 8				•	
f _{XTAL}	crystal reference input frequency		5	_	40	MHz
V _{8(rms)}	sinusoidal input signal level	V _{6(rms)} < 224 mV	50	_	500	mV
	(RMS value)	V _{6(rms)} > 224 mV	100	_	500	mV
Z _I	input impedance (real part)	f _{XTAL} = 30 MHz	_	2	_	kΩ
C _I	typical pin input capacitance	indicative, not tested	_	2	_	pF
R _r	reference divider ratio		8	_	2047	
Charge pum	p current setting resistor input; pi	n 14				
R _{ext}	external resistor from pin 14 to ground		12	_	60	kΩ
V ₁₄	regulated voltage at pin 14	$R_{\text{ext}} = 12 \text{ k}\Omega$	_	1.15	_	V
Charge pum	p outputs; pins 3 and 2; R _{ext} = 12 k	ďΩ			•	
I _{Ocp}	charge pump output current error		-25	_	+25	%
I _{match}	sink-to-source current matching	V _{cp} in range	_	±5	_	%
I _{Lcp}	charge pump off leakage current	$V_{cp} = \frac{1}{2}V_{CC}$	-5	±1	+5	nA
V _{cp}	charge pump voltage compliance		0.4		V _{CC} - 0.4	V

UMA1019M

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT		
Interface logi	c input signal levels; pins 13, 12, 1	1 and 1	•	,				
V _{IH}	HIGH level input voltage		0.7V _{DD}	_	V _{DD} + 0.3	V		
V _{IL}	LOW level input voltage		-0.3	_	0.3V _{DD}	V		
I _{bias}	input bias current	logic 1 or logic 0	-5	_	+5	μΑ		
C _I	input capacitance	indicative, not tested	_	2	_	pF		
Lock detect of	Lock detect output signal; pin 20 (open-drain output)							
Vol	LOW level output voltage	I _{sink} = 0.4 mA	_	_	0.4	V		

UMA1019M


SERIAL BUS TIMING CHARACTERISTICS

 $V_{DD} = V_{CC} = 3 \text{ V}; T_{amb} = 25 \,^{\circ}\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT		
Serial progran	nming clock; CLK						
t _r	input rise time		10	40	ns		
t _f	input fall time	_	10	40	ns		
T _{cy}	clock period	100	_	_	ns		
Enable progra	mming; E						
t _{START}	delay to rising clock edge	40	_	_	ns		
t _{END}	delay from last falling clock edge	-20	_	_	ns		
t _W	minimum inactive pulse width	4000 ⁽¹⁾	_	_	ns		
t _{SU;Ē}	enable set-up time to next clock edge	20	_	_	ns		
Register seria	I input data; DATA						
t _{SU;DAT}	input data to clock set-up time	20	_	_	ns		
t _{HD·DAT}	input data to clock hold time	20	_	_	ns		


Note

- 1. The minimum pulse width (t_W) can be smaller than 4 μs provided all the following conditions are satisfied:
 - a) Main divider input frequency $f_{VCO} > \frac{512}{t_W}$
 - b) Reference divider input frequency $f_{XTAL} > \frac{3}{t_W}$



UMA1019M

APPLICATION INFORMATION



UMA1019M

