# UMA1017M

## FEATURES

- Low current from 3 V supply
- Fully programmable RF divider
- 3-line serial interface bus
- Independent fully programmable reference divider, driven from external crystal oscillator
- Dual phase detector outputs to allow fast frequency switching
- Dual power-down modes.

## APPLICATIONS

- 900 MHz mobile telephones
- Portable battery-powered radio equipment.

## GENERAL DESCRIPTION

The UMA1017M BICMOS device integrates prescalers, a programmable divider, and phase comparator to implement a phase-locked loop.

The device is designed to operate from 3 NiCd cells, in pocket phones, with low current and nominal 5 V supplies.

The synthesizer operates at RF input frequencies up to 1.25 GHz. The synthesizer has a fully programmable reference divider. All divider ratios are supplied via a 3-wire serial programming bus.

Separate power and ground pins are provided to the analog and digital circuits. The ground leads should be externally short-circuited to prevent large currents flowing across the die and thus causing damage. Digital supplies  $V_{DD1}$  and  $V_{DD2}$  must also be at the same potential.  $V_{CC}$  must be equal to or greater than  $V_{DD}$  (i.e.  $V_{DD} = 3$  V and  $V_{CC} = 5$  V for wider tuning range).

The phase detector uses two charge pumps, one provides normal loop feedback, while the other is only active during fast mode to speed-up switching. All charge pump currents (gain) are fixed by an external resistance at pin  $I_{SET}$ (pin 14). Only passive loop filters are used; the charge-pumps function within a wide voltage compliance range to improve the overall system performance.

# 

| SYMBOL                                | PARAMETER                             | CONDITIONS          | MIN. | TYP. | MAX. | UNIT |
|---------------------------------------|---------------------------------------|---------------------|------|------|------|------|
| V <sub>CC</sub> , V <sub>DD</sub>     | supply voltage                        | $V_{CC} \ge V_{DD}$ | 2.7  | -    | 5.5  | V    |
| I <sub>CC</sub> + I <sub>DD</sub>     | supply current                        |                     | -    | 7.7  | _    | mA   |
| I <sub>CCPD</sub> , I <sub>DDPD</sub> | current in power-down mode per supply |                     | -    | 10   | -    | μA   |
| f <sub>VCO</sub>                      | RF input frequency                    |                     | 50   | -    | 1250 | MHz  |
| f <sub>XTAL</sub>                     | crystal reference input frequency     |                     | 3    | -    | 40   | MHz  |
| f <sub>PC</sub>                       | phase comparator frequency            |                     | -    | 200  | -    | kHz  |
| T <sub>amb</sub>                      | operating ambient temperature         |                     | -30  | -    | +85  | °C   |

## ORDERING INFORMATION

| TYPE NUMBER |        | PACKAGE   |          |  |  |
|-------------|--------|---|----------|--|--|
| ITFE NUMBER | NAME   | DESCRIPTION   | VERSION  |  |  |
| UMA1017M    | SSOP20 | plastic shrink small outline package; 20 leads; body width 4.4 mm | SOT266-1 |  |  |

### BLOCK DIAGRAM



#### PINNING

| SYMBOL            | PIN | DESCRIPTION                                   |
|-------------------|-----|---|
| FAST              | 1   | control input to speed-up main synthesizer    |
| CPF               | 2   | speed-up charge-pump output                   |
| СР                | 3   | normal charge-pump output                     |
| V <sub>DD1</sub>  | 4   | digital power supply 1                        |
| V <sub>DD2</sub>  | 5   | digital power supply 2                        |
| RFI               | 6   | 1 GHz RF main divider input                   |
| DGND1             | 7   | digital ground 1                              |
| f <sub>XTAL</sub> | 8   | crystal frequency input from TCXO             |
| PON               | 9   | power-on input                                |
| n.c.              | 10  | not connected                                 |
| CLK               | 11  | programming bus clock input                   |
| DATA              | 12  | programming bus data input                    |
| Ē                 | 13  | programming bus enable input<br>(active LOW)  |
| I <sub>SET</sub>  | 14  | regulator pin to set the charge-pump currents |
| n.c.              | 15  | not connected                                 |
| AGND              | 16  | analog ground                                 |
| n.c.              | 17  | not connected                                 |
| V <sub>CC</sub>   | 18  | supply for charge-pump                        |
| DGND2             | 19  | digital ground 2                              |
| LOCK              | 20  | in-lock detect output; test mode output       |



#### FUNCTIONAL DESCRIPTION

#### General

Programmable reference and main dividers drive the phase detector. Two charge pumps produce phase error current pulses for integration in an external loop filter. A hardwired power-down input PON (pin 9) ensures that the dividers and phase comparator circuits can be disabled.

The RFI input (pin 6) drives a pre-amplifier to provide the clock to the first divider stage. The pre-amplifier has a high input impedance, dominated by pin and pad capacitance. The circuit operates with signal levels from 50 mV up to 225 mV (RMS), and at frequencies as high as 1.25 GHz. The high frequency divider circuits use bipolar transistors, slower bits are CMOS. Divider ratios (512 to 131071) allow a 1 MHz phase comparison with a 500 MHz RF input, and a 10 kHz phase comparison with a 1.25 GHz RF input.

The reference and main divider outputs are connected to a phase/frequency detector that controls two charge pumps. The two pumps have a common bias-setting current that is set by an external resistance. The ratio between currents in fast and normal operating modes can be programmed via the 3-wire serial bus. The low current pump remains active except in power-down. The high current pump is enabled via the control input FAST (pin 1). By appropriate connection to the loop filter, dual bandwidth loops are provided: short time constant during frequency switching (FAST mode) to speed-up channel changes and low bandwidth in the settled state (on-frequency) to reduce noise and breakthrough levels.

The synthesizer speed-up charge pump (CPF) is controlled by the FAST input in synchronization with phase detector operation in such a way that potential disturbances are minimized. The dead zone (caused by finite time taken to switch the current sources on or off) is cancelled by feedback from the normal pump output to the phase detector thereby improving linearity.

An open drain transistor drives the output pin LOCK (pin 20). It is recommended that the pull-up resistor from this pin to  $V_{DD}$  is chosen to be of sufficient value to keep the sink current in the LOW state to below 400  $\mu$ A. The output will be a current pulse with the duration of the selected phase error. By appropriate external filtering and threshold comparison, an out-of-lock or an in-lock flag is generated. The out-of-lock function can be disabled via the serial bus.

#### Serial programming bus

A simple 3-line unidirectional serial bus is used to program the circuit. The 3 lines are DATA, CLK and  $\overline{E}$  (enable). The data sent to the device is loaded in bursts framed by  $\overline{E}$ . Programming clock edges and their appropriate data bits are ignored until  $\overline{E}$  goes active LOW. The programmed information is loaded into the addressed latch when  $\overline{E}$ returns inactive HIGH. Only the last 21 bits serially clocked into the device are retained within the programming register. Additional leading bits are ignored, and no check is made on the number of clock pulses. The fully static CMOS design uses virtually no current when the bus is inactive. It can always capture new programmed data even during power-down.

However when the synthesizer is powered-on, the presence of a TCXO signal is required at pin 8 ( $f_{XTAL}$ ) for correct programming.

#### Data format

Data is entered with the most significant bit first. The leading bits make up the data field, while the trailing four bits are an address field. The UMA1017M uses 4 of the 16 available addresses. These are chosen to allow direct compatibility with the UAA2072M integrated front-end. The data format is shown in Table 1. The first entered bit is p1, the last bit is p21.

The trailing address bits are decoded on the inactive edge of  $\overline{E}$ . This produces an internal load pulse to store the data in one of the addressed latches. To ensure that data is correctly loaded on first power-up,  $\overline{E}$  should be held LOW and only taken HIGH after having programmed an appropriate register. To avoid erroneous divider ratios, the pulse is not allowed during data reads by the frequency dividers. This condition is guaranteed by respecting a minimum  $\overline{E}$  pulse width after data transfer. The corresponding relationship between data fields and addresses is given in Table 2.

#### Power-down mode

The device can be powered-down either by hardware PON or by software sPON. The dividers are on when both PON and sPON are at logic 1.

When the synthesizer is reactivated after power-down, the main and reference dividers are synchronized to avoid possibility of random phase errors on power-up.

| LAST IN |         |               | PROGRAMN | PROGRAMMING REGISTER BIT USAGE | <b>BIT USAGE</b> |                  |        | <b>FIRST IN</b> |
|---------|---------|---------------|----------|--------------------------------|------------------|------------------|--------|-----------------|
| p21     | p20     | p19           | p18      | p17                            | p16              | /                | p2     | p1              |
| ADD0    | ADD1    | ADD2          | ADD3     | DATA0                          | DATA1            | /                | DATA15 | DATA16          |
|         | LATCH A | LATCH ADDRESS |          | LSB                            | /D               | DATA COEFFICIENT | NT     | MSB             |
|         |         |               |          |                                |                  |                  |        |                 |

# Table 2 Bit allocation (note 1)

| 5                              | p21   |                     | 0          | ~                              | 0      | -                             |                          |        |        |         |        |        |        |   |
|--------------------------------|---|---------------------|------------|--------------------------------|--------|-------------------------------|--------------------------|--------|--------|---------|--------|--------|--------|---|
|                                | p20   | RESS                | 0          | 0                              | 0      | 0                             |                          |        |        |         |        |        |        |   |
|                                | p19   | ADDRESS             | 0          | 0                              | ~      | -                             |                          |        |        |         |        |        |        |   |
|                                | p18   |                     | 0          | 0                              | 0      | 0                             |                          |        |        |         |        |        |        |   |
|                                | p17   | dtO                 |            | ×                              | PM0    | PR0                           |                          |        |        |         |        |        |        |   |
|                                | p16   | dt1                 | -          | ×                              |        |                               |                          |        |        |         |        |        |        |   |
|                                | p15   | dt4 dt3 dt2 dt1 dt0 | -          | ×                              |        | L                             |                          |        |        |         |        |        |        |   |
|                                | p14   | dt3                 |            | ×                              |        | CIEN                          |                          |        |        |         |        |        |        |   |
| _                              | p13   | dt4                 | -          | ×                              |        | OEFFI                         |                          |        |        |         |        |        |        |   |
| <b>REGISTER BIT ALLOCATION</b> | p12   |                     |            | ×                              | ENT    | /IDER C                       |                          |        |        |         |        |        |        |   |
|                                | p8 p9 p10 p11 p12 p13 p14 p15 p16 p17 p18 p19 p20 p21 |                     |            | CR1 CR0 X X SPON X X X X X X X |        | REFERENCE DIVIDER COEFFICIENT |                          |        |        |         |        |        |        |   |
|                                | p10   | DATA FIELD          | DATA FIELD | DATA FIELD                     | \$(2)  | ×                             | MAIN DIVIDER COEFFICIENT | REFERE |        |         |        |        |        |   |
| REGI                           | 6d  |                     |            |                                | DATA F | DATA F                        | DATA F                   | DATA F | ATA FI | DATA FI | DATA F | DATA F | DATA F | DATA FIEL<br>TEST BITS <sup>(2)</sup><br>R0 X X |
|                                | p8  |                     |            | TES                            | CR0    |                               |                          |        |        |         |        |        |        |   |
|                                | p7  |                     |            | CR1                            | MAIN   | PR10                          | PR10                     |        |        |         |        |        |        |   |
|                                | b6  |                     |            | ×                              |        | ×                             |                          |        |        |         |        |        |        |   |
|                                | p5  | dt12                |            | OOL                            |        | ×                             |                          |        |        |         |        |        |        |   |
|                                | p4  | dt15 dt14 dt13 dt12 |            | ×                              |        | ×                             |                          |        |        |         |        |        |        |   |
|                                | p3  | dt14                |            | ×                              |        | ×                             |                          |        |        |         |        |        |        |   |
|                                | p2  | dt15                |            | ×                              |        | ×                             |                          |        |        |         |        |        |        |   |
| F                              | p1  | dt16                |            | ×                              | PM16   | ×                             |                          |        |        |         |        |        |        |   |

# Notes

- FT = first; LT = last; sPON = software power-up for synthesizer (1 = ON); OOL = out-of-lock (1 = enabled). <u>.</u>
- The test register should not be programmed with any other values except all zeros for normal operation. ы К

| $\simeq$                                      |
|---|
| (note '                                       |
| ratio   |
| current                                       |
| sdwnd   |
| charge  |
| Fast and normal charge pumps current ratio (n |
| and   |
| Fast  |
| Table 3                                       |

| Icpf : Icp | 4:1                   | 8:1                  | 12:1                  | 16 : 1                |
|------------|-----------------------|----------------------|-----------------------|-----------------------|
| Ісрғ       | 16 × I <sub>SET</sub> | $32 	imes l_{SET}$   | 24 × I <sub>SET</sub> | 32 × I <sub>SET</sub> |
| lcp        | 4 × I <sub>SET</sub>  | 4 × I <sub>SET</sub> | 2 × I <sub>SET</sub>  | 2 × I <sub>SET</sub>  |
| CRO        | 0                     | 1                    | 0                     | -                     |
| CR1        | 0                     | 0                    | 1                     | 1                     |

Γ

 Note

1.  $I_{SET} = \frac{V_{14}}{R_{ext}}$ ; bias current for charge pumps.

UMA1017M

Г

for radio telephones

Low-voltage frequency synthesizer

## UMA1017M

#### LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

| SYMBOL                   | PARAMETER   | MIN. | MAX.                  | UNIT |
|--------------------------|---|------|-----------------------|------|
| V <sub>DD</sub>          | digital supply voltage  | -0.3 | +5.5                  | V    |
| V <sub>CC</sub>          | analog supply voltage   | -0.3 | +5.5                  | V    |
| $\Delta V_{CC} - V_{DD}$ | difference in voltage between $V_{\mbox{CC}}$ and $V_{\mbox{DD}}$                     | -0.3 | +5.5                  | V    |
| V <sub>n</sub>           | voltage at pins 1, 6, 8, 9, 11 to 14 and 20   | -0.3 | V <sub>DD</sub> + 0.3 | V    |
| V <sub>2,3</sub>         | voltage at pins 2 and 3   | -0.3 | V <sub>CC</sub> + 0.3 | V    |
| $\Delta V_{GND}$         | difference in voltage between AGND and DGND (these pins should be connected together) | -0.3 | +0.3                  | V    |
| P <sub>tot</sub>         | total power dissipation   | -    | 150                   | mW   |
| T <sub>stg</sub>         | storage temperature   | -55  | +125                  | °C   |
| T <sub>amb</sub>         | operating ambient temperature   | -30  | +85                   | °C   |
| Tj                       | maximum junction temperature  | -    | 95                    | °C   |

#### HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices.

#### THERMAL CHARACTERISTICS

| SYMBOL              | PARAMETER   | VALUE | UNIT |
|---------------------|---|-------|------|
| R <sub>th j-a</sub> | thermal resistance from junction to ambient in free air | 120   | K/W  |

## Product specification

# UMA1017M

## CHARACTERISTICS

 $V_{DD1}$  =  $V_{DD2}$  = 2.7 to 5.5 V;  $V_{CC}$  = 2.7 to 5.5 V;  $T_{amb}$  = 25 °C; unless otherwise specified.

| SYMBOL                                | PARAMETER                                    | CONDITIONS  | MIN.       | TYP.     | MAX.   | UNIT |
|---------------------------------------|--|---|------------|----------|--------|------|
| Supply; pins                          | 4, 5 and 18                                  |   |            | _        |        |      |
| V <sub>DD</sub>                       | digital supply voltage                       | $V_{DD1} = V_{DD2}$   | 2.7        | _        | 5.5    | V    |
| V <sub>CC</sub>                       | analog supply voltage                        | $V_{CC} \ge V_{DD}$   | 2.7        | -        | 5.5    | V    |
| I <sub>DD</sub>                       | synthesizer digital supply current           | V <sub>DD</sub> = 5.5 V   | _          | 6.5      | 8.5    | mA   |
| Icc                                   | charge pumps and analog supply current       | $V_{CC} = 5.5 V;$<br>R <sub>ext</sub> =12 kΩ  | -          | 1.2      | 2.0    | mA   |
| I <sub>CCPD</sub> , I <sub>DDPD</sub> | current in power-down mode per supply        | logic levels 0 or $V_{DD}$  | -          | 12       | 50     | μΑ   |
| RF main divi                          | der input; pin 6                             | -   | -          | _        | -      | -    |
| f <sub>VCO</sub>                      | RF input frequency                           | 2.7 V < V <sub>DD</sub> < 3.5 V   | 50         | -        | 1250   | MHz  |
|                                       |  | 2.7 V < V <sub>DD</sub> < 5.5 V   | 50         | _        | 1100   | MHz  |
| V <sub>6(rms)</sub>                   | AC-coupled input signal level<br>(RMS value) | $\begin{array}{l} {\sf R}_{\sf s} = 50 \; \Omega; \\ 2.7 \; {\sf V} < {\sf V}_{\sf DD} < 3.5 \; {\sf V}; \\ 0.5 < {\sf f}_{\sf VCO} < 1.25 \; {\sf GHz}; \\ {\sf T}_{\sf amb} = -20 \; {\sf to} + 85 \; {}^\circ{\sf C} \end{array}$      | 50         | -        | 225    | mV   |
|                                       |  | $ \begin{array}{l} {{\sf R}_{\sf s}} = 50 \; \Omega; \\ 2.7 \; {\sf V} < {{\sf V}_{\sf DD}} < 5.5 \; {\sf V}; \\ 0.5 < {{\sf f}_{\sf VCO}} < 1.1 \; {\sf GHz}; \\ {{\sf T}_{\sf amb}} = -30 \; to \; +85 \; ^{\circ}{\rm C} \end{array} $ | 100        | -        | 300    | mV   |
|                                       |  |   | 150        | _        | 300    | mV   |
| ZI                                    | input impedance (real part)                  | f <sub>VCO</sub> = 1 GHz  | -          | 1        | -      | kΩ   |
| CI                                    | typical pin input capacitance                | indicative, not tested  | _          | 2        | -      | pF   |
| R <sub>m</sub>                        | main divider ratio                           |   | 512        |          | 131071 |      |
| f <sub>PCmax</sub>                    | maximum phase comparator frequency           |   | -          | 2000     | -      | kHz  |
| f <sub>PCmin</sub>                    | minimum phase comparator frequency           |   | -          | 10       | -      | kHz  |
| Crystal refer                         | ence divider input; pin 8                    | -   | -          | _        | -      | _    |
| f <sub>XTAL</sub>                     | crystal reference input frequency            |   | 5          | -        | 40     | MHz  |
| V <sub>8(rms)</sub>                   | sinusoidal input signal level                | 4.0 V < V <sub>DD</sub> < 5.5 V   | 50         | <b>—</b> | 500    | mV   |
|                                       | (RMS value)                                  | $2.7 \text{ V} < \text{V}_{\text{DD}} < 5.5 \text{ V}$  | 50         | -        | 250    | mV   |
| ZI                                    | input impedance (real part)                  | f <sub>XTAL</sub> = 30 MHz  | Τ <u>-</u> | 6        | T      | kΩ   |
| CI                                    | typical pin input capacitance                | indicative, not tested  | _          | 2        | -      | pF   |
| R <sub>r</sub>                        | reference divider ratio                      |   | 8          | -        | 2047   |      |

| SYMBOL             | PARAMETER  | CONDITIONS                   | MIN.               | TYP. | MAX.                  | UNIT |
|--------------------|--|------------------------------|--------------------|------|-----------------------|------|
| Charge pum         | p current setting resistor input; pi             | n 14                         |                    |      | -                     |      |
| R <sub>ext</sub>   | external resistor from pin 14 to ground          |                              | 12                 | -    | 60                    | kΩ   |
| V <sub>14</sub>    | regulated voltage at pin 14                      | $R_{ext} = 12 \ k\Omega$     | _                  | 1.15 | -                     | V    |
| Charge pum         | p outputs; pins 3 and 2; R <sub>ext</sub> = 12 I | rΩ                           |                    |      |                       |      |
| I <sub>Ocp</sub>   | charge pump output current error                 |                              | -25                | _    | +25                   | %    |
| I <sub>match</sub> | sink-to-source current matching                  | V <sub>cp</sub> in range     | _                  | ±5   | -                     | %    |
| I <sub>Lcp</sub>   | charge pump off leakage current                  | $V_{cp} = \frac{1}{2}V_{CC}$ | -5                 | ±1   | +5                    | nA   |
| V <sub>cp</sub>    | charge pump voltage compliance                   |                              | 0.4                | _    | $V_{CC}-0.4$          | V    |
| Interface log      | ic input signal levels; pins 13, 12,             | 11 and 1                     |                    |      |                       |      |
| V <sub>IH</sub>    | HIGH level input voltage                         |                              | 0.7V <sub>DD</sub> | -    | V <sub>DD</sub> + 0.3 | V    |
| VIL                | LOW level input voltage                          |                              | -0.3               | _    | 0.3V <sub>DD</sub>    | V    |
| I <sub>bias</sub>  | input bias current                               | logic 1 or logic 0           | -5                 | _    | +5                    | μA   |
| CI                 | input capacitance                                | indicative, not tested       | _                  | 2    | -                     | pF   |
| Lock detect        | output signal; pin 20 (open-drain c              | output)                      |                    |      |                       |      |
| V <sub>OL</sub>    | LOW level output voltage                         | I <sub>sink</sub> = 0.4 mA   | _                  | -    | 0.4                   | V    |

# UMA1017M

Product specification

#### SERIAL BUS TIMING CHARACTERISTICS

 $V_{DD} = V_{CC} = 3 \text{ V}; \text{ T}_{amb} = 25 \text{ °C}$  unless otherwise specified.

| SYMBOL                           | PARAMETER                             | MIN.                | TYP. | MAX. | UNIT |  |  |  |  |
|----------------------------------|---------------------------------------|---------------------|------|------|------|--|--|--|--|
| Serial program                   | Serial programming clock; CLK         |                     |      |      |      |  |  |  |  |
| t <sub>r</sub>                   | input rise time                       | _                   | 10   | 40   | ns   |  |  |  |  |
| t <sub>f</sub>                   | input fall time                       | _                   | 10   | 40   | ns   |  |  |  |  |
| T <sub>cy</sub>                  | clock period                          | 100                 | -    | -    | ns   |  |  |  |  |
| Enable progra                    | Enable programming; E                 |                     |      |      |      |  |  |  |  |
| t <sub>START</sub>               | delay to rising clock edge            | 40                  | -    | -    | ns   |  |  |  |  |
| t <sub>END</sub>                 | delay from last falling clock edge    | -20                 | -    | -    | ns   |  |  |  |  |
| t <sub>W</sub>                   | minimum inactive pulse width          | 4000 <sup>(1)</sup> | -    | _    | ns   |  |  |  |  |
| t <sub>SU;Ē</sub>                | enable set-up time to next clock edge | 20                  | -    | -    | ns   |  |  |  |  |
| Register serial input data; DATA |                                       |                     |      |      |      |  |  |  |  |
| t <sub>SU;DAT</sub>              | input data to clock set-up time       | 20                  | -    | -    | ns   |  |  |  |  |
| t <sub>HD;DAT</sub>              | input data to clock hold time         | 20                  | -    | -    | ns   |  |  |  |  |
|                                  |                                       |                     |      |      |      |  |  |  |  |

#### Note

1. The minimum pulse width (t<sub>W</sub>) can be smaller than 4 µs provided all the following conditions are satisfied:

- a) Main divider input frequency  $f_{VCO} > \frac{256}{t_W}$
- b) Reference divider input frequency  $f_{XTAL} > \frac{3}{t_w}$



## **APPLICATION INFORMATION**



