# INTEGRATED CIRCUITS



Preliminary specification Supersedes data of 1997 May 20 File under Integrated Circuits, IC01 1997 Jul 09



# UDA1340

## FEATURES

#### General

- Low power consumption
- 3.0 V power supply
- 256, 384 and 512fs system clock
- Small package size (SSOP28)
- ADC plus integrated high pass filter to cancel DC offset
- Overload detector for easy record level control
- Separate power control for ADC and DAC
- Integrated digital filter plus DAC
- No analog post filter required for DAC
- · Easy application
- Functions controllable by microcontroller interface.

#### Multiple format input interface

- I<sup>2</sup>S-bus, MSB-justified and LSB-justified format compatible
- 1f<sub>s</sub> input and output format data rate.

#### DAC digital sound processing

- Digital volume control
- Digital tone control, bass boost and treble
- dB-linear volume and tone control (low microcontroller load)
- Digital de-emphasis for 32, 44.1 and 48 kHz  $\ensuremath{\mathsf{f}_{\mathsf{s}}}$
- Soft mute.

#### Advanced audio configuration

- Stereo single-ended input configuration
- Stereo line output (under microcontroller volume control)
- Power-down click prevention circuitry
- High linearity, dynamic range, low distortion.

# 

## **GENERAL DESCRIPTION**

The UDA1340 is a single-chip stereo Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) with signal processing features employing bitstream conversion techniques. The low power consumption and low voltage requirements make the device eminently suitable for use in low-voltage low-power portable digital audio equipment which incorporates recording and playback functions.

The UDA1340 supports the I<sup>2</sup>S-bus data format with word lengths of up to 20 bits, the MSB-justified data format with word lengths of up to 20 bits and the LSB justified serial data format with word lengths of 16, 18 and 20 bits.

The UDA1340 has special sound processing features in playback mode, de-emphasis, volume, bass boost, treble, and soft mute, which can be controlled via the microcontroller interface.

# 

TYPE		PACKAGE					
NUMBER	NAME	ME DESCRIPTION VERSI					
UDA1340M	SSOP28	plastic shrink small outline package; 28 leads; body width 5.3 mm	SOT341-1				

# UDA1340

# QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply			•		•	•
V <sub>DDA(ADC)</sub>	ADC analog supply voltage		2.7	3.0	3.6	V
V <sub>DDA(DAC)</sub>	DAC analog supply voltage		2.7	3.0	3.6	V
V <sub>DDO</sub>	operational amplifiers supply voltage		2.7	3.0	3.6	V
V <sub>DDD</sub>	digital supply voltage		2.7	3.0	3.6	V
I <sub>DDA(ADC)</sub>	ADC supply current		-	4.5	-	mA
I <sub>DDA(DAC)</sub>	DAC supply current		-	3.5	-	mA
I <sub>DDO</sub>	operational amplifier supply current		-	4	-	mA
I <sub>DDD</sub>	digital supply current		-	6	-	mA
I <sub>PD(ADC)</sub>	digital ADC power-down supply current		-	3	-	mA
I <sub>PD(DAC)</sub>	digital DAC power-down supply current		-	3	-	mA
T <sub>amb</sub>	operating ambient temperature		-20	-	+85	°C
Analog-to-dig	gital converter					
V <sub>I(rms)</sub>	input voltage (RMS value)		-	0.8	-	V
(THD + N)/S	total harmonic distortion plus	at 0 dB	-	-85	-80	dB
	noise-to-signal ratio	at –60 dB; A-weighted	-	-35	-30	dBA
S/N	signal-to-noise ratio	V <sub>i</sub> = 0 V; A-weighted	-	95	-	dBA
$\alpha_{cs}$	channel separation		-	100	-	dB
Digital-to-ana	alog converter		•	•		
V <sub>o(rms)</sub>	output voltage (RMS value)		_	0.8	_	V
(THD + N)/S	total harmonic distortion plus	at 0 dB	_	-85	-80	dB
	noise-to-signal ratio	at –60 dB; A-weighted	-	-35	-	dBA
S/N	signal-to-noise ratio	code = 0; A weighted	-	100	-	dBA
α <sub>cs</sub>	channel separation		-	100	-	dB
Power perfor	mance		•	•	•	•
P <sub>ADDA</sub>	power consumption in record and playback mode		-	54	-	mW
P <sub>DA</sub>	power consumption in playback only mode		-	33	-	mW
P <sub>AD</sub>	power consumption in record only mode		-	27	-	mW
P <sub>PD</sub>	power consumption in power-down mode		-	6	-	mW

# **BLOCK DIAGRAM**



# PINNING

SYMBOL	PIN	Description			
V <sub>SSA(ADC)</sub>	1	ADC analog ground			
V <sub>DDA(ADC)</sub>	2	ADC analog supply voltage			
VINL	3	ADC input left			
V <sub>ref(A)</sub>	4	ADC reference voltage			
VINR	5	ADC input right			
V <sub>ADCN</sub>	6	ADC negative reference voltage			
V <sub>ADCP</sub>	7	ADC positive reference voltage			
TEST1	8	test control 1 (pull-down)			
OVERFL	9	overload flag output			
V <sub>DDD</sub>	10	digital supply voltage			
V <sub>SSD</sub>	11	digital ground			
SYSCLK	12	system clock 256, 384 or 512fs			
L3MODE	13	L3-bus mode input			
L3CLOCK	14	L3-bus clock input			
L3DATA	15	L3-bus data input			
BCK	16	bit clock input			
WS	17	word selection input			
DATAO	18	data output			
DATAI	19	data input			
TEST3	20	test output			
TEST2	21	test control 2 (pull-down)			
V <sub>SSA(DAC)</sub>	22	DAC analog ground			
V <sub>DDA(DAC)</sub>	23	DAC analog supply voltage			
VOUTR	24	DAC output right			
V <sub>DDO</sub>	25	operational amplifier supply voltage			
VOUTL	26	DAC output left			
V <sub>SSO</sub>	27	operational amplifier ground			
V <sub>ref(D)</sub>	28	DAC reference voltage			



# UDA1340

#### FUNCTIONAL DESCRIPTION

#### System clock

The UDA1340 accommodates slave mode only, this means that in all applications the system devices must provide the system clock. The system frequency is selectable. The options are  $256f_s$ ,  $384f_s$  and  $512f_s$ . The system clock must be locked in frequency to the digital interface input signals.

#### Multiple format input/output interface

The UDA1340 supports the following data input/output formats:

- I<sup>2</sup>S-bus with data word length of up to 20 bits
- MSB justified serial format with data word length of up to 20 bits
- LSB justified serial format with data word lengths of 16, 18 or 20 bits.

The formats are illustrated in Fig.3. Left and right data-channel words are time multiplexed.

## Analog-to-Digital Converter (ADC)

The stereo ADC of the UDA1340 consists of two third-order Sigma-Delta modulators. They have a modified Ritchie-coder architecture in a differential switched capacitor implementation. The over-sampling ratio is 128.

#### **Decimation filter (ADC)**

The decimation from  $128f_s$  is performed in two stages.

The first stage realizes 3rd-order  $\frac{\sin x}{x}$  characteristic. This

filter decreases the sample rate by 16. The second stage, an FIR filter, consists of 3 half-band filters, each decimating by a factor of 2.

 Table 1
 Decimation filter characteristics

ITEM	CONDITION	VALUE (dB)
Passband Ripple	0 – 0.45f <sub>s</sub>	±0.05
Stop band	>0.55f <sub>s</sub>	-60
Dynamic range	0 – 0.45f <sub>s</sub>	108
Gain	overall	-1.16

#### DC cancellation filter (ADC)

An optional IIR high-pass filter is provided to remove unwanted DC components. The operation is selected by the microcontroller via the L3-bus. The filter characteristics are given in Table 2.

Table 2	DC cancellation filter characteristics
---------	--

ITEM	CONDITION	VALUE (dB)
Passband ripple		none
Passband gain		0
Droop	at 0.00045f <sub>s</sub>	0.031
Attenuation at DC	at 0.00000036f <sub>s</sub>	>40
Dynamic range	0 – 0.45f <sub>s</sub>	>110

## Mute (ADC)

On recovery from power-down or switching on of the system clock, the serial data output DATAO is held LOW until valid data is available from the decimation filter. This time depends on whether the DC cancellation filter is selected:

DC cancel off: time =  $\frac{1024}{f_s}$ , t = 23.2 ms when f<sub>s</sub> = 44.1 kHz DC cancel on: time =  $\frac{12288}{f_s}$ , t = 279 ms when

 $f_s = 44.1 \text{ kHz}$ 

# **Overload detection (ADC)**

In practice the output is used to indicate whenever the output data, in either the left or right channel, is greater than -1 dB (actual figure is -1.16 dB) of the maximum possible digital swing. When this condition is detected the OVERFL output is forced HIGH for at least  $512f_s$  cycles (11.6 ms at  $f_s = 44.1$  kHz). This time-out is reset for each infringement.

#### Interpolation filter (DAC)

The digital filter interpolates from  $1f_s$  to  $128f_s$  by means of a cascade of a recursive filter and an FIR filter.

ITEM	CONDITION	VALUE (dB)
Passband ripple	0 – 0.45f <sub>s</sub>	±0.03
Stop band	>0.55f <sub>s</sub>	-50
Dynamic range	0 – 0.45f <sub>s</sub>	108
Gain	DC	-3.5

#### Noise shaper (DAC)

The 3rd-order noise shaper operates at  $128f_s$ . It shifts in-band quantization noise to frequencies well above the audio band. This noise shaping technique enables high signal-to-noise ratios to be achieved. The noise shaper output is converted into an analog signal using a filter stream digital-to-analog converter.

### The Filter Stream DAC (FSDAC)

The FSDAC is a semi-digital reconstruction filter that converts the 1-bit data stream of the noise shaper to an analog output voltage. The filter coefficients are implemented as current sources and are summed at virtual ground of the output operational amplifier. In this way very high signal-to-noise performance and low clock jitter sensitivity is achieved. A post-filter is not needed due to the inherent filter function of the DAC. On-board amplifiers convert the FSDAC output current to an output voltage signal capable of driving a line output.



**Philips Semiconductors** 

#### L3-Interface

The UDA1340 has a microcontroller input mode. In the microcontroller mode, all the digital sound processing features and the system controlling features can be controlled by the microcontroller. The controllable features are:

- System clock frequency
- Data input format
- Power control
- DC-filtering
- · De-emphasis
- Volume
- Flat/min/max switch
- · Bass boost
- Treble
- Mute.

The exchange of data and control information between the microcontroller and the UDA1340 is accomplished through a serial hardware interface comprising the following pins:

L3DATA: microcontroller interface data line

L3MODE: microcontroller interface mode line

L3CLOCK: microcontroller interface clock line.

Information transfer via the microcontroller bus is organized in accordance with the so called 'L3' format, in which two different modes of operation can be distinguished; address mode and data transfer mode (see Figs 4 and 5).

The address mode is required to select a device communicating via the L3-bus and to define the destination registers for the data transfer mode. Data transfer for the UDA1340 can only be in one direction, input to the UDA1340 to program its sound processing and other functional features.

#### Address mode

The address mode is used to select a device for subsequent data transfer and to define the destination registers. The address mode is characterized by L3MODE being LOW and a burst of 8 pulses on L3CLOCK, accompanied by 8 data bits. The fundamental timing is shown in Fig.4. Data bits 0 to 1 indicate the type of subsequent data transfer as given in Table 4.

#### Table 4 Selection of data transfer

BIT 1	BIT 0	TRANSFER
0	0	DATA (volume, bass boost, treble, de-emphasis, mute, mode and power control)
0	1	not used
1	0	STATUS (system clock frequency, data input format and DC-filter)
1	1	not used

Data bits 7 to 2 represent a 6-bit device address, with bit 7 being the MSB and bit 2 the LSB. The address of the UDA1340 is 000101 (bit 7 to bit 2). In the event that the UDA1340 receives a different address, it will deselect its microcontroller interface logic.

#### Data transfer mode

The selection preformed in the address mode remains active during subsequent data transfers, until the UDA1340 receives a new address command. The fundamental timing of data transfers is essentially the same as in the address mode, shown in Fig.4. The maximum input clock and data rate is  $64f_s$ . All transfers are byte wise, i.e. they are based on groups of 8 bits. Data will be stored in the UDA1340 after the eighth bit of a byte has been received. A multibyte transfer is illustrated in Fig.6.

PROGRAMMING THE SOUND PROCESSING AND OTHER FEATURES

The sound processing and other feature values are stored in independent registers. The first selection of the registers is achieved by the choice of data type that is transferred. This is performed in the address mode, BIT 1 and BIT 0 (see Table 4). The second selection is performed by the 2 MSBs of the data byte (BIT 7 and BIT 6). The other bits in the data byte (BIT 5 to BIT 0) is the value that is placed in the selected registers.

When the data transfer of type 'data' is selected, the features VOLUME, BASS BOOST, TREBLE, DE-EMPHASIS, MUTE, MODE and POWER CONTROL can be controlled. When the data transfer of type 'status' is selected, the features SYSTEM CLOCK FREQUENCY, DATA INPUT FORMAT and DC-FILTER can be controlled.

# L3MODE ┥ ┥ t h;MA <sup>t</sup> s;MA <sup>t</sup>LC <sup>t</sup>HC → ← <sup>t</sup> s;MA t<sub>h;MA</sub> ∣-L3CLOCK тсу l **←**t s;DAT ←<sup>t</sup> h;DAT BIT 0 BIT 7 L3DATA MGD016 Fig.4 Timing address mode.





# Table 5 Data transfer of type 'status'; note 1

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	REGISTER SELECTED
0	Х	SC1	SC0	IF2	IF1	IF0		System Clock frequency (1 : 0) data Input Format (2 : 0) DC-filter
1	Х	Х	Х	Х	Х	Х	Х	not used

# Note

1. X = don't care.

Table 6Data transfer of type 'data'; note 1

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	REGISTER SELECTED
0	0	VC5	VC4	VC3	VC2	VC1	VC0	Volume Control (5 : 0)
0	1	BB3	BB2	BB1	BB0	TR1	TR0	Bass Boost (3 : 0) Treble (1 : 0)
1	0	Х	DE1	DE0	MT	M1	MO	DE-emphasis (1 : 0) MuTe Mode (1 : 0)
1	1	Х	Х	Х	Х	PC1	PC0	Power Control (1:0)

#### Note

1. X = don't care.

# UDA1340

SYSTEM CLOCK FREQUENCY

A 2-bit value (SC1 and SC0) to select the used external clock frequency (see Table 7).

Table 7 System clock frequency settings

SC1	SC0	FUNCTION
0	0	512f <sub>s</sub>
0	1	384f <sub>s</sub>
1	0	256f <sub>s</sub>
1	1	not used

DATA INPUT FORMAT

A 3-bit value (IF2 to IF0) to select the used data format (see Table 8).

**Table 8**Data input format settings

IF2	IF1	IF0	FUNCTION
0	0	0	I <sup>2</sup> S-bus
0	0	1	LSB justified, 16 bits
0	1	0	LSB justified, 18 bits
0	1	1	LSB justified, 20 bits
1	0	0	MSB justified
1	0	1	not used
1	1	0	not used
1	1	1	not used

# DC-FILTER

A 1-bit value to enable the digital DC-filter (see Table 9).

# Table 9 DC-filtering

DC	FUNCTION
0	no DC-filtering
1	DC-filtering

## VOLUME CONTROL

A 6-bit value to program the left and right channel volume attenuation (VC5 to VC0). The range is 0 dB to  $-\infty$  dB in steps of 1 dB (see Table 10).

VC5	VC4	VC3	VC2	VC1	VC0	VOLUME (dB)
0	0	0	0	0	0	0
0	0	0	0	0	1	0
0	0	0	0	1	0	-1
0	0	0	0	1	1	-2
:	:	:	:	:	:	:
1	1	1	0	1	1	-58
1	1	1	1	0	0	-59
1	1	1	1	0	1	-60
1	1	1	1	1	0	∞
1	1	1	1	1	1	-∞

# UDA1340

BASS BOOST

A 4-bit value to program the bass boost setting. The used set depends on the MODE bits.

## Table 11 Bass boost settings

<b>DD</b> 2	DDO	DD4	БВО	BASS BOOST			
BB3	BB2		BB2 BB1 BB0	BB0	FLAT SET (dB)	MIN. SET (dB)	MAX. SET (dB)
0	0	0	0	0	0	0	
0	0	0	1	0	2	2	
0	0	1	0	0	4	4	
0	0	1	1	0	6	6	
0	1	0	0	0	8	8	
0	1	0	1	0	10	10	
0	1	1	0	0	12	12	
0	1	1	1	0	14	14	
1	0	0	0	0	16	16	
1	0	0	1	0	18	18	
1	0	1	0	0	18	20	
1	0	1	1	0	18	22	
1	1	0	0	0	18	24	
1	1	0	1	0	18	24	
1	1	1	0	0	18	24	
1	1	1	1	0	18	24	

#### TREBLE

A 2-bit value to program the treble setting. The used set depends on the MODE bits.

## Table 12 Treble settings

TR1	TR0	TREBLE			
	INU	FLAT SET (dB)	MIN. SET (dB)	MAX. SET (dB)	
0	0	0	0	0	
0	1	0	2	2	
1	0	0	4	4	
1	1	0	6	6	

# UDA1340

#### **DE-EMPHASIS**

A 2-bit value to enable the digital de-emphasis filter.

#### Table 13 De-emphasis settings

DE1	DE0 FUNCTION	
0	0	no de-emphasis
0	1	de-emphasis, 32 kHz
1	0	de-emphasis, 44.1 kHz
1	1	de-emphasis, 48 kHz

MUTE

A 1-bit value to enable the digital mute.

#### Table 14 Mute

МТ	FUNCTION
0	no muting
1	muting

#### Mode

A 2-bit value to program the mode of the sound processing filters of Bass Boost and Treble. There are three modes: flat, min. and max.

#### LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134). All voltage referenced to ground,  $V_{DDD} = V_{DDA} = V_{DDO} = 3 \text{ V}$ ;  $T_{amb} = 25 \text{ °C}$ ; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DDD</sub>	supply voltage	note 1	-	5.0	V
T <sub>xtal(max)</sub>	maximum crystal temperature		-	150	°C
T <sub>stg</sub>	storage temperature		-65	+125	°C
T <sub>amb</sub>	operating ambient temperature		-20	+85	°C
V <sub>es</sub>	electrostatic handling	note 2	-3000	+3000	V
		note 3	-300	+300	V

#### Notes

- 1. All  $V_{DD}$  and  $V_{SS}$  connections must be made to the same power supply.
- 2. Equivalent to discharging a 100 pF capacitor via a 1.5 k $\Omega$  series resistor, except pins 24, 26 and 28 which can withstand ESD pulses of –1500 V to +1500 V.
- 3. Equivalent to discharging a 200 pF capacitor via a 2.5 µH series inductor.

# THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
R <sub>th j-a</sub>	thermal resistance from junction to ambient in free air		K/W

#### 1997 Jul 09

# Table 15 The flat/min./max. switch

M1	MO	FUNCTION			
0	0	flat			
0	1	min.			
1	0	min.			
1	1	max.			

#### POWER CONTROL

A 2-bit value to disable the ADC and/or DAC to reduce power consumption.

#### Table 16 Power control settings

PC1	BCO	FUNCTION		
FUI	PC0	ADC	DAC	
0	0	off	off	
0	1	off	on	
1	0	on	off	
1	1	on	on	

# UDA1340

# DC CHARACTERISTICS

 $V_{DDD} = V_{DDA} = V_{DDO} = 3 \text{ V}; T_{amb} = 25 \text{ °C}; R_L = 5 \text{ k}\Omega;$  note 1; all voltages referenced to ground (pins 1, 11, 22 and 27); unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply	-	1	•		•	
V <sub>DDA(ADC)</sub>	ADC analog supply voltage		2.7	3.0	3.6	V
V <sub>DDA(DAC)</sub>	DAC analog supply voltage		2.7	3.0	3.6	V
V <sub>DDO</sub>	operational amplifiers supply voltage		2.7	3.0	3.6	V
V <sub>DDD</sub>	digital supply voltage		2.7	3.0	3.6	V
I <sub>DDA(ADC)</sub>	ADC supply current	operation mode	-	4.5	-	mA
		ADC power-down	-	200	-	μA
I <sub>DDA(DAC)</sub>	DAC supply current	operation mode	-	3.5	-	mA
		DAC power-down	-	15	-	μA
I <sub>DDO</sub>	operational amplifier supply current	operation mode	-	4	-	mA
		DAC power-down	-	15	-	μA
I <sub>DDD</sub>	digital supply current	operation mode	-	6	-	mA
		DAC power-down	-	3	-	mA
		ADC power-down	-	3	-	mA
Digital inpu	t pins					
V <sub>IH</sub>	HIGH level input voltage		0.8V <sub>DDD</sub>	-	V <sub>DDD</sub> + 0.5	V
V <sub>IL</sub>	LOW level input voltage		-0.5	-	+0.2V <sub>DDD</sub>	V
I <sub>LI</sub>	input leakage current		-	-	10	μA
Ci	input capacitance		-	_	10	pF
Digital outp	ut pins	•			•	
V <sub>OH</sub>	HIGH level output voltage	I <sub>OH</sub> = -2 mA	0.85V <sub>DDD</sub>	-	-	V
V <sub>OL</sub>	LOW level output voltage	I <sub>OL</sub> = 2 mA	-	-	0.4	V
Analog-to-d	ligital converter		1			
V <sub>ref</sub>	reference voltage	with respect to V <sub>SSA</sub>	0.45V <sub>DDA</sub>	0.5V <sub>DDA</sub>	0.55V <sub>DDA</sub>	V
R <sub>o(ref)</sub>	V <sub>refA</sub> reference output resistance	pin 4	-	24	-	kΩ
R <sub>i</sub>	input resistance	1 kHz	-	9.8	-	kΩ
Ci	input capacitance		-	20	-	pF
Digital-to-ar	nalog converter		1			
V <sub>ref</sub>	reference voltage	with respect to V <sub>SSA</sub>	0.45V <sub>DDA</sub>	0.5V <sub>DDA</sub>	0.55V <sub>DDA</sub>	V
R <sub>o(ref)</sub>	V <sub>refD</sub> reference output resistance	pin 28	-	28	-	kΩ
R <sub>o</sub>	DAC output resistance		-	0.13	3.0	Ω
I <sub>o(max)</sub>	maximum output current	(THD + N)/S < 0.1% R <sub>L</sub> = 5 kΩ	-	0.22	-	mA
RL	load resistance		3	-	-	kΩ
CL	load capacitance	note 2	_	_	200	pF

#### Notes

1. All power supply pins ( $V_{DD}$  and  $V_{SS}$ ) must be connected to the same external power supply unit.

2. When higher capacitive loads must be driven then a 100  $\Omega$  resistor must be connected in series with the DAC output in order to prevent oscillations in the output operational amplifier.

# AC CHARACTERISTICS (ANALOG)

 $V_{DDD} = V_{DDA} = V_{DDO} = 3 \text{ V}; f_i = 1 \text{ kHz}; T_{amb} = 25 \text{ °C}; R_L = 5 \text{ k}\Omega$  all voltages referenced to ground (pins 1, 11, 22 and 27); unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Analog-to-di	gital converter					
V <sub>i(rms)</sub>	input voltage (RMS value)		-	0.8	-	V
$\Delta V_i$	unbalance between channels		_	0.1	_	dB
(THD + N)/S	total harmonic distortion plus noise-to-signal ratio	at 0 dB	-	-85	-80	dB
		at -60 dB; A-weighted	_	-35	-30	dBA
S/N	signal-to-noise ratio	V <sub>i</sub> = 0 V; A-weighted	_	95	_	dBA
α <sub>CS</sub>	channel separation		-	100	-	dB
PSRR	power supply rejection ratio	f <sub>ripple</sub> = 1 kHz; V <sub>ripple(p-p)</sub> = 30 mV	_	30	_	dB
Digital-to-ana	alog converter		·	-		-
V <sub>o(rms)</sub>	output voltage (RMS value)		-	0.8	-	V
$\Delta V_o$	unbalance between channels		-	0.1	-	dB
(THD + N)/S	total harmonic distortion plus noise-to-signal ratio	at 0 dB	-	-85	-80	dB
		at -60 dB; A-weighted	_	-35	_	dBA
S/N	signal-to-noise ratio	code = 0; A-weighted	-	100	-	dBA
$\alpha_{cs}$	channel separation		_	80	_	dB
PSRR	power supply rejection ratio	f <sub>ripple</sub> = 1 kHz; V <sub>ripple(p-p)</sub> = 100 mV	_	50	_	dB

# UDA1340

# AC CHARACTERISTICS (DIGITAL)

 $V_{DDD} = V_{DDA} = V_{DDO} = 2.7$  to 3.6 V;  $T_{amb} = -20$  to +85 °C;  $R_L = 5 \text{ k}\Omega$ ; all voltages referenced to ground (pins 1, 11, 22 and 27); unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
T <sub>cy</sub>	clock cycle	f <sub>sys</sub> = 256f <sub>s</sub>	78	88	131	ns
		$f_{sys} = 384 f_s$	52	59	87	ns
		f <sub>sys</sub> = 512f <sub>s</sub>	39	44	66	ns
t <sub>CWL</sub>	f <sub>sys</sub> LOW level pulse width	f <sub>sys</sub> < 19.2 MHz	30	-	70	%T <sub>sys</sub>
		f <sub>sys</sub> ≥ 19.2 MHz	40	-	60	%T <sub>sys</sub>
t <sub>CWH</sub>	f <sub>sys</sub> HIGH level pulse width	f <sub>sys</sub> < 19.2 MHz	30	-	70	%T <sub>sys</sub>
		$f_{sys} \ge 19.2 \text{ MHz}$	40	-	60	%T <sub>sys</sub>
Serial input/	output data timing; see Fig.7					
t <sub>BCK</sub>	bit clock period		¹∕ <sub>64</sub> f <sub>s</sub>	-	-	ns
t <sub>BCK(H)</sub>	bit clock HIGH time		100	_	_	ns
t <sub>BCK(L)</sub>	bit clock LOW time		100	_	_	ns
t <sub>r</sub>	rise time		_	_	20	ns
t <sub>f</sub>	fall time		_	_	20	ns
t <sub>s;DATI</sub>	data input set-up time		20	-	_	ns
t <sub>h;DATI</sub>	data input hold time		0	-	_	ns
t <sub>d(DATO)(BCK)</sub>	data output delay time (from BCK falling edge)		-	-	80	ns
t <sub>d(DATO)(WS)</sub>	data output delay time (from WS edge)	MSB-justified format	-	-	80	ns
t <sub>h;DATO</sub>	data output hold time		0	-	-	ns
t <sub>s;WS</sub>	word selection set-up time		20	-	_	ns
t <sub>h;WS</sub>	word selection hold time		10	-	-	ns
Address and	d data transfer mode timing; see Figs 4 and 5			-		
T <sub>cy</sub>	L3CLK cycle time		500	-	-	ns
t <sub>HC</sub>	L3CLK HIGH period		250	-	-	ns
t <sub>LC</sub>	L3CLK LOW period		250	_	_	ns
t <sub>s;MA</sub>	L3MODE set-up time	address mode	190	-	_	ns
t <sub>h;MA</sub>	L3MODE hold time	address mode	190	-	_	ns
t <sub>s;MT</sub>	L3MODE set-up time	data transfer mode	190	-	_	ns
t <sub>h;MT</sub>	L3MODE hold time	data transfer mode	190	-	-	ns
t <sub>s;DAT</sub>	L3DATA set-up time	data transfer mode and address mode	190	-	-	ns
t <sub>h;DAT</sub>	L3DATA hold time	data transfer mode and address mode	30	-	-	ns
t <sub>halt</sub>	L3MODE halt time		190	_	_	ns
						-



# **APPLICATION INFORMATION**



# PACKAGE OUTLINE



# UDA1340

# SOLDERING

#### Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"IC Package Databook"* (order code 9398 652 90011).

#### **Reflow soldering**

Reflow soldering techniques are suitable for all SSOP packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

#### Wave soldering

Wave soldering is **not** recommended for SSOP packages. This is because of the likelihood of solder bridging due to closely-spaced leads and the possibility of incomplete solder penetration in multi-lead devices. If wave soldering cannot be avoided, the following conditions must be observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow and must incorporate solder thieves at the downstream end.

#### Even with these conditions, only consider wave soldering SSOP packages that have a body width of 4.4 mm, that is SSOP16 (SOT369-1) or SSOP20 (SOT266-1).

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

# **Repairing soldered joints**

Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

#### DEFINITIONS

Data sheet status			
Objective specification	bjective specification This data sheet contains target or goal specifications for product development.		
Preliminary specification	reliminary specification This data sheet contains preliminary data; supplementary data may be published la		
Product specification	luct specification This data sheet contains final product specifications.		
Limiting values			
more of the limiting values of the device at these or at	accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or may cause permanent damage to the device. These are stress ratings only and operation any other conditions above those given in the Characteristics sections of the specification limiting values for extended periods may affect device reliability.		
Application information			

Where application information is given, it is advisory and does not form part of the specification.

## LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

UDA1340

NOTES

# Philips Semiconductors – a worldwide company

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Argentina: see South America Tel. +31 40 27 82785, Fax. +31 40 27 88399 Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +61 2 9805 4455, Fax. +61 2 9805 4466 Tel. +64 9 849 4160, Fax. +64 9 849 7811 Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 160 1010, Norway: Box 1, Manglerud 0612, OSLO, Fax. +43 160 101 1210 Tel. +47 22 74 8000, Fax. +47 22 74 8341 Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 200 733, Fax. +375 172 200 773 Philippines: Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Belgium: see The Netherlands Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474 Brazil: see South America Poland: UI. Lukiska 10, PL 04-123 WARSZAWA, Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, Tel. +48 22 612 2831, Fax. +48 22 612 2327 51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 689 211, Fax. +359 2 689 102 Portugal: see Spain Romania: see Italy Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800 234 7381 Russia: Philips Russia, UI. Usatcheva 35A, 119048 MOSCOW, Tel. +7 095 755 6918, Fax. +7 095 755 6919 China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. +852 2319 7888, Fax. +852 2319 7700 Tel. +65 350 2538, Fax. +65 251 6500 Slovakia: see Austria Colombia: see South America Czech Republic: see Austria Slovenia: see Italy Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale, Tel. +45 32 88 2636, Fax. +45 31 57 0044 2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000, Tel. +27 11 470 5911, Fax. +27 11 470 5494 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 9 615800, Fax. +358 9 61580920 South America: Rua do Rocio 220, 5th floor, Suite 51, 04552-903 São Paulo, SÃO PAULO - SP, Brazil, France: 4 Rue du Port-aux-Vins. BP317. 92156 SURESNES Cedex. Tel. +55 11 821 2333, Fax. +55 11 829 1849 Tel. +33 1 40 99 6161, Fax. +33 1 40 99 6427 Spain: Balmes 22 08007 BARCELONA Germany: Hammerbrookstraße 69, D-20097 HAMBURG, Tel. +34 3 301 6312, Fax. +34 3 301 4107 Tel. +49 40 23 53 60, Fax. +49 40 23 536 300 Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM, Greece: No. 15, 25th March Street, GR 17778 TAVROS/ATHENS, Tel. +46 8 632 2000, Fax. +46 8 632 2745 Tel. +30 1 4894 339/239, Fax. +30 1 4814 240 Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Hungary: see Austria Tel. +41 1 488 2686, Fax. +41 1 481 7730 India: Philips INDIA Ltd, Band Box Building, 2nd floor, Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1, 254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025, TAIPEI, Taiwan Tel. +886 2 2134 2865, Fax. +886 2 2134 2874 Tel. +91 22 493 8541, Fax. +91 22 493 0966 Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd. Indonesia: see Singapore 209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260, Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. +66 2 745 4090, Fax. +66 2 398 0793 Tel. +353 1 7640 000, Fax. +353 1 7640 200 Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL, Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053, Tel. +90 212 279 2770, Fax. +90 212 282 6707 TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007 Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7, Italy: PHILIPS SEMICONDUCTORS, Piazza IV Novembre 3, 252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461 20124 MILANO, Tel. +39 2 6752 2531, Fax. +39 2 6752 2557 United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Haves. Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108, MIDDLESEX UB3 5BX, Tel. +44 181 730 5000, Fax. +44 181 754 8421 Tel. +81 3 3740 5130, Fax. +81 3 3740 5077 United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +1 800 234 7381 Tel. +82 2 709 1412, Fax. +82 2 709 1415 Uruguay: see South America Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Vietnam: see Singapore Tel. +60 3 750 5214, Fax. +60 3 757 4880 Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD, Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905, Tel. +381 11 625 344, Fax.+381 11 635 777 Tel. +9-5 800 234 7381

For all other countries apply to: Philips Semiconductors, Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

© Philips Electronics N.V. 1997

Middle East: see Italy

SCA55

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

547027/1200/02/pp24

Date of release: 1997 Jul 09

Document order number: 9397 750 02548

Let's make things better.

Internet: http://www.semiconductors.philips.com



