
INTEGRATED CIRCUITS



Objective specification File under Integrated Circuits, IC19 2000 Jun 19



TZA3013A; TZA3013B

FEATURES

- Low equivalent input noise, typically 8 pA/ \sqrt{Hz}
- Wide dynamic range, typically 6 μ A to 1.7 mA (p-p)
- Differential transimpedance of 4 k Ω
- Bandwidth from DC to 1.9 GHz
- Differential outputs
- On-chip Automatic Gain Control (AGC)
- No external components required
- Single supply voltage 3.3 V
- Bias voltage for PIN diode
- Remains linear up to 1.7 mA (p-p) input current (unclipped)
- Switched output polarity available (types A and B).

ORDERING INFORMATION

APPLICATIONS

- Digital fibre optic receiver in short, medium and long haul optical telecommunications transmission systems or in high speed data networks
- Wide-band RF gain block.


GENERAL DESCRIPTION


The TZA3013 is a transimpedance amplifier with AGC, designed to be used in STM16/OC48 fibre-optic links. It amplifies the current generated by a photo detector (PIN diode or avalanche photodiode) and converts it to a differential output voltage.

TYPE		PACKAGE	
NUMBER	NAME DESCRIPTION		VERSION
TZA3013AHL	LQFP32 plastic low profile quad flat package; 32 leads; body 5 × 5 × 1.4 mm SO		SOT401-1
TZA3013AU	 bare die in waffle pack carriers; die dimensions 0.810 × 1.230 mm 		-
TZA3013BU	_	bare die in waffle pack carriers; die dimensions 0.810×1.230 mm	_

TZA3013A; TZA3013B

BLOCK DIAGRAM





TZA3013A; TZA3013B

PINNING

SYMBOL	PIN TZA3013AHL	PAD TZA3013AU	PAD TZA3013BU	TYPE	DESCRIPTION	
GND	1	_	_	ground	ground	
DREF	2	1	1	analog output	bias voltage output for PIN diode; connect cathode of PIN diode to this pin	
n.c.	3	_	_	n.c.	not connected	
IN	4	2	2	input	current input; anode of PIN diode should be connected to this pin; note 1	
INQ	5	3	3	input	decision level adjust input; note 1	
n.c.	6	_	_	n.c.	not connected	
GND	7	_	_	ground	ground	
GND	8	_	_	ground	ground	
GND	9	_	_	ground	ground	
AGC	10	4	4	analog output	AGC voltage	
n.c.	11	_	_	n.c.	not connected	
OUTQSENSE	12	5	14	analog output	data sense output for OUTQ; for test purposes	
ουτα	13	6	13	output	data output; compliment of OUT	
n.c.	14	_	_	n.c.	not connected	
GND	15	_	_	ground	ground	
GND	16	_	_	ground	ground	
GND	17	_	_	ground	ground	
GND	18	_	_	ground	ground	
GND	19	_	_	ground	ground	
TESTC	20	9	9	input	test input; not used in the application	
n.c.	21	_	_	n.c.	not connected	
GND	22	_	_	ground	ground	
GND	23	_	_	ground	ground	
GND	24	_	_	ground	ground	
GND	25	_	_	ground	ground	
TESTD	26	11	11	input	test input; not used in the application	
PILOT	27	12	12	analog output	pilot tone detection current output	
OUT	28	13	6	output	data output; compliment of OUTQ; note 2	


TZA3013A; TZA3013B

SYMBOL	PIN TZA3013AHL	PAD TZA3013AU	PAD TZA3013BU	TYPE	DESCRIPTION
OUTSENSE	29	14	5	analog output	data sense output for OUT; for test purposes
V _{CC}	30	15	15	supply	supply voltage
GND	31	_	_	ground	ground
GND	32	_	_	ground	ground
GNDA	_	7	7	ground	analog ground
GNDA	_	8	8	ground	analog ground
GNDD	_	10	10	ground	digital ground

Notes

1. DC bias voltage = 0.86 V.

2. This pin goes HIGH when current flows into pin IN.



Objective specification

SDH/SONET STM16/OC48 transimpedance amplifier

TZA3013A; TZA3013B


FUNCTIONAL DESCRIPTION


The TZA3013 is a transimpedance amplifier intended for use in fibre optic links for signal recovery in STM16/OC48 applications. It amplifies the current generated by a photo detector (PIN diode or avalanche photodiode) and converts it to a differential output voltage.

The most important characteristics of the TZA3013 are high receiver sensitivity and wide dynamic range. High receiver sensitivity is achieved by minimizing transimpedance amplifier noise. The TZA3013 has a wide dynamic range to handle the signal current generated by the PIN diode which can vary from 6 μ A to 1.7 mA (p-p). This is implemented by an AGC loop which reduces the preamplifier feedback resistance so that the amplifier remains linear over the whole input range. The AGC loop hold capacitor is integrated on-chip, so an external capacitor is not required.

A differential amplifier converts the output of the preamplifier to a differential voltage. The data output circuit is shown in Fig.4.

The logic level symbol definitions are shown in Fig.5.





VOQL

ററ

PIN diode bias voltage DREF


The performance of an optical receiver is largely determined by the combined effect of the transimpedance amplifier and the PIN diode. In particular, the method used to connect the PIN diode to the input and the layout around the input pin strongly influences the main parameters of a transimpedance amplifier, such as sensitivity, bandwidth, and PSRR. Sensitivity is most affected by the value of the total capacitance at the input pin. Therefore, to obtain the highest possible sensitivity requires the value of total capacitance to be as low as possible by reducing the capacitance of the PIN diode and the parasitics around the input pin. To minimize parasitics, the PIN diode should be placed as close as physically possible to the IC. The capacitance of the PIN diode can be reduced by making the value of reverse voltage across it as high as possible.

The PIN diode can be connected to the input in two ways. Figure 6 shows the PIN diode connected between pins DREF and IN.

TZA3013A; TZA3013B

Pin DREF provides an easy bias voltage for the PIN diode. The voltage at DREF is derived from V_{CC} by a low-pass filter comprising internal resistor R1 and external capacitor C2 which decouples any supply voltage noise. The value of external capacitor C2 affects the value of PSRR and should have a minimum value of 100 pF. Increasing this value increases the value of PSRR.

For a supply voltage of 3.3 V, the reverse voltage across the PIN diode is 2.438 V (3.3 V - 0.862 V). It is preferable to connect the cathode of the PIN diode to a voltage higher than V_{CC} if there is one available on the PCB, leaving pin DREF unconnected. If a negative supply voltage is available, the configuration shown in Fig.7 can be used. It should be noted that in this configuration, the direction of the signal current is reversed to that shown in Fig.6. It is essential that the PIN diode bias voltage is correctly filtered to achieve the highest possible level of sensitivity.






Fig.7 The PIN diode connected between the input and a negative supply voltage.

Objective specification

SDH/SONET STM16/OC48 transimpedance amplifier

AGC


The TZA3013 transimpedance amplifier can handle input currents from 6 μ A to 1.7 mA which is equivalent to a dynamic range of 49 dB. At low input currents, the transimpedance must be high to obtain enough output voltage, and the noise should be low enough to guarantee a minimum bit error rate. At high input currents however, the transimpedance should be low to avoid pulse width distortion. To achieve the wide dynamic range requires the gain of the amplifier to depend on the level of the input signal. This is achieved in the TZA3013 by an AGC loop.

The AGC loop comprises a peak detector, a hold capacitor and a gain control circuit. The peak detector detects the amplitude of the signal and the hold capacitor stores it. The hold capacitor voltage is compared to a threshold voltage which corresponds to an input current of $50 \ \mu\text{A}$ (p-p). The AGC is only active when the input signal level is larger than the threshold level and is inactive when the input signal is smaller than the threshold level.

TZA3013A; TZA3013B

When the AGC is inactive, the transimpedance is at its maximum value of 4 k Ω differential. When the AGC is active, the feedback resistor value of the transimpedance amplifier is reduced, reducing its transimpedance, to keep the output voltage constant. The transimpedance is regulated from 4 k Ω at low currents (I_i < 50 μ A) to 80 Ω at high currents (I_i = 1.7mA). The AGC allows the amplifier to remain linear over the whole input current range compared to other configurations which clip the large signals, such as those using Schottky diodes, for example.

The top half of Fig.8 shows the output voltage at pins OUT and OUTQ (V_{OUT} and V_{OUTQ}) as a function of DC input current (I_I) at a supply voltage of 3.3 V. The bottom half of Fig.8 shows the difference between V_{OUT} and V_{OUTQ}. The output voltage changes linearly up to an input current of 50 μ A. At this point and above, the AGC becomes active and tries to keep the differential output voltage constant, which is about 220 mV for a large range input current of <1.7 mA.



TZA3013A; TZA3013B

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V _{CC}	supply voltage	-0.5	+3.8	V
V _n	DC voltage			
	pins/pads IN and INQ	-0.5	+2.0	V
	pins/pads OUT and OUTQ	-0.5	V _{CC} + 0.5	V
	pins/pads OUTSENSE and OUTQSENSE	-0.5	V _{CC} + 0.5	V
	pin/pad PILOT	-0.5	V _{CC} + 0.5	V
	pin/pad DREF	-0.5	V _{CC} + 0.5	V
I _n	DC current			
	pins/pads IN and INQ	-4.0	+4.0	mA
	pins/pads OUT and OUTQ	-10	+10	mA
	pin/pad PILOT	-0.2	+0.2	mA
	pin/pad DREF	-4.0	+4.0	mA
P _{tot}	total power dissipation	-	300	mW
T _{stg}	storage temperature	-65	+150	°C
Tj	junction temperature	_	150	°C
T _{amb}	ambient temperature	-40	+85	°C

HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However it is good practice to take normal precautions appropriate to handling MOS devices (see *"Handling MOS devices"*).

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
R _{th(j-s)}	thermal resistance from junction to solder point	15	K/W

CHARACTERISTICS

Typical values at $T_j = 25$ °C and $V_{CC} = 3.3$ V; minimum and maximum values are valid over the entire ambient temperature range and supply range; all voltages are measured with respect to ground; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{CC}	supply voltage		3.0	3.3	3.6	V
I _{CC}	supply current	AC coupled; $R_L = 50 \Omega$; without input signal	-	26	37	mA
P _{tot}	total power dissipation	V _{CC} = 3.3 V	-	85.8	134	mW
Tj	junction temperature		-40	-	+125	°C
T _{amb}	ambient temperature		-40	+25	+85	°C
R _{tr}	small-signal transresistance of the receiver	measured differentially; AC coupled				
		$R_L = \infty$	6.6	8.4	10	kΩ
		$R_L = 50 \Omega$	3.3	4.2	5.0	kΩ

TZA3013A; TZA3013B

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
f _{-3dB(h)}	high frequency –3 dB point	C _i = 0.5 pF	1.7	1.9	_	GHz
I _{n(tot)} (rms)	total integrated RMS noise current over bandwidth	referenced to input; $\Delta f_i = 1.8 \text{ GHz}$ third-order Bessel filter; note 1	-	425	_	nA
PSRR	power supply rejection ratio	measured differentially; note 2				
		$f_i = 100 \text{ kHz}$ to 100 MHz	_	-	_	μA/V
		f _i = 3 GHz	-	-	_	μA/V
Automatic	gain control loop: pin AGC			•	•	
t _{att}	AGC attack time		-	10	_	μs
t _{decay}	AGC decay time		-	10	_	μs
I _{th(AGC)(p-p)}	AGC threshold current (peak-to-peak value)	referenced to input	-	50	-	μA
Input: pin I	N		•	•		
I _{i(p-p)}	input current (peak-to-peak value)		-1700	_	+1700	μA
V _{I(bias)}	input bias voltage		_	862	_	mV
R _i	small-signal input resistance	tested at 1 MHz; I _i < 20 μA (p-p)	-	53	_	Ω
Data outpu	its: pins OUT and OUTQ			•		
V _{o(cm)}	common mode output voltage	AC coupled; $R_L = 50 \Omega$	-	V _{CC} - 0.243	_	V
V _{o(se)(p-p)}	single-ended load output voltage (peak-to-peak value)	AC coupled; R _L = 50 Ω; I _i = 100 μ A (p-p)	-	110	_	mV
V _{OO}	differential output offset voltage		-100	0	+100	mV
Ro	output resistance	single-ended; DC tested	40	53	65	Ω
t _r	rise time	20% to 80%	_	tbf	-	ps
t _f	fall time	80% to 20%	_	tbf	_	ps

Notes


1. Measurement performed with $C_i = 0.5 \text{ pF}$ comprising 0.4 pF (photodiode) and 0.1 pF (allowed for PCB layout).

2. PSRR is defined as the ratio of change in input current (ΔI_i) corresponding to change in supply voltage (ΔV_{CC}):

$$\mathsf{PSRR} = \frac{\Delta \mathsf{I}_{\mathsf{i}}}{\Delta \mathsf{V}_{\mathsf{CC}}}$$


For example, a +4 mV disturbance on V_{CC} at 10 MHz will typically add an extra tbf nA to I_i (photodiode output current). The value of the external capacitor connected between pins DREF and GND has a significant effect on the value of PSRR. The specification is valid with an external capacitor of 1 nF.


TZA3013A; TZA3013B



TYPICAL PERFORMANCE CHARACTERISTICS


TZA3013A; TZA3013B






TZA3013A; TZA3013B

APPLICATION AND TEST INFORMATION





TZA3013A; TZA3013B


BONDING PAD LOCATIONS


SAMBOI			COORDI	NATES ⁽¹⁾
SYMBOL	PAD TZA3013AU	PAD TZA3013BU	x	у
DREF	1	1	-440	+155
IN	2	2	-440	+10
INQ	3	3	-440	-157
AGC	4	4	-266	-255
OUTQSENSE	5	_	-40	-255
	_	14	-40	+255
OUTQ	6	-	+116	-255
	-	13	+110	+255
GNDA	7	7	+256	-255
GNDA	8	8	+398	-255
TESTC	9	9	+448	-79
GNDD	10	10	+448	+70
TESTD	11	11	+410	+255
PILOT	12	12	+260	+255
OUT	13	_	+110	+255
	_	6	+116	-255
OUTSENSE	14	_	-40	+255
	_	5	-40	-255
V _{CC}	15	15	-266	+255

Note

1. All coordinates are referenced, in $\mu m,$ to the centre of the die.

TZA3013A; TZA3013B





Physical characteristics of the bare die

PARAMETER	VALUE
Glass passivation	0.3 µm PSG (PhosphoSilicate Glass) on top of 0.8 µm silicon nitride
Bonding pad dimension	minimum dimension of exposed metallization is $90 \times 90 \ \mu m$ (pad size = $100 \times 100 \ \mu m$) except pads 2 and 3 which have exposed metallization of $80 \times 80 \ \mu m$ (pad size = $90 \times 90 \ \mu m$)
Metallization	2.8 μm AlCu
Thickness	380 μm nominal
Size	$0.810 \times 1.230 \text{ mm} (0.996 \text{ mm}^2)$
Backing	silicon; electrically connected to GND potential through substrate contacts
Attach temperature	<440 °C; recommended die attach is glue
Attach time	<15 s


SOT401-1

SDH/SONET STM16/OC48 transimpedance amplifier

TZA3013A; TZA3013B

PACKAGE OUTLINE

LQFP32: plastic low profile quad flat package; 32 leads; body 5 x 5 x 1.4 mm



SOLDERING

Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering is not always suitable for surface mount ICs, or for printed-circuit boards with high population densities. In these situations reflow soldering is often used.

Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, infrared/convection heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 230 °C.

Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

TZA3013A; TZA3013B

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
 - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
 - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to $300 \,^{\circ}$ C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 $^\circ\text{C}.$

TZA3013A; TZA3013B

Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE	SOLDERING METHOD		
FACKAGE	WAVE	REFLOW ⁽¹⁾	
BGA, LFBGA, SQFP, TFBGA	not suitable	suitable	
HBCC, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, SMS	not suitable ⁽²⁾	suitable	
PLCC ⁽³⁾ , SO, SOJ	suitable	suitable	
LQFP, QFP, TQFP	not recommended ⁽³⁾⁽⁴⁾	suitable	
SSOP, TSSOP, VSO	not recommended ⁽⁵⁾	suitable	

Notes

- 1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 2. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
- 3. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

TZA3013A; TZA3013B

DATA SHEET STATUS

DATA SHEET STATUS	PRODUCT STATUS	DEFINITIONS ⁽¹⁾
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

Note

1. Please consult the most recently issued data sheet before initiating or completing a design.

DEFINITIONS

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application. **Right to make changes** — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

BARE DIE DISCLAIMER

All die are tested and are guaranteed to comply with all data sheet limits up to the point of wafer sawing for a period of ninety (90) days from the date of Philips' delivery. If there are data sheet limits not guaranteed, these will be separately indicated in the data sheet. There is no post waffle pack testing performed on individual die. Although the most modern processes are utilized for wafer sawing and die pick and place into waffle pack carriers, Philips Semiconductors has no control of third party procedures in the handling, packing or assembly of the die. Accordingly, Philips Semiconductors assumes no liability for device functionality or performance of the die or systems after handling, packing or assembly of the die. It is the responsibility of the customer to test and qualify their application in which the die is used.

Philips Semiconductors – a worldwide company

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Argentina: see South America Tel. +31 40 27 82785, Fax. +31 40 27 88399 Australia: 3 Figtree Drive, HOMEBUSH, NSW 2140, New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +61 2 9704 8141, Fax. +61 2 9704 8139 Tel. +64 9 849 4160, Fax. +64 9 849 7811 Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 1 60 101 1248. Fax. +43 1 60 101 1210 Norway: Box 1, Manglerud 0612, OSLO, Tel. +47 22 74 8000, Fax. +47 22 74 8341 Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 20 0733, Fax. +375 172 20 0773 Pakistan: see Singapore Belgium: see The Netherlands Philippines: Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Brazil: see South America Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474 Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, Poland: Al.Jerozolimskie 195 B, 02-222 WARSAW, 51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 68 9211, Fax. +359 2 68 9102 Tel. +48 22 5710 000, Fax. +48 22 5710 001 Portugal: see Spain Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800 234 7381, Fax. +1 800 943 0087 Romania: see Italy China/Hong Kong: 501 Hong Kong Industrial Technology Centre, Russia: Philips Russia, UI. Usatcheva 35A, 119048 MOSCOW, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +7 095 755 6918, Fax. +7 095 755 6919 Tel. +852 2319 7888, Fax. +852 2319 7700 Singapore: Lorong 1, Toa Payoh, SINGAPORE 319762, Tel. +65 350 2538, Fax. +65 251 6500 Colombia: see South America Czech Republic: see Austria Slovakia: see Austria Denmark: Sydhavnsgade 23, 1780 COPENHAGEN V, Slovenia: see Italy Tel. +45 33 29 3333, Fax. +45 33 29 3905 South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale, Finland: Sinikalliontie 3, FIN-02630 ESPOO, 2092 JOHANNESBURG, P.O. Box 58088 Newville 2114, Tel. +358 9 615 800, Fax. +358 9 6158 0920 Tel. +27 11 471 5401, Fax. +27 11 471 5398 France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex, South America: Al. Vicente Pinzon, 173, 6th floor, Tel. +33 1 4099 6161, Fax. +33 1 4099 6427 Germany: Hammerbrookstraße 69, D-20097 HAMBURG, Tel. +49 40 2353 60, Fax. +49 40 2353 6300 Hungary: see Austria India: Philips INDIA Ltd, Band Box Building, 2nd floor, 254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025, Tel. +91 22 493 8541, Fax. +91 22 493 0966 Indonesia: PT Philips Development Corporation, Semiconductors Division, Gedung Philips, Jl. Buncit Raya Kav.99-100, JAKARTA 12510, Tel. +62 21 794 0040 ext. 2501, Fax. +62 21 794 0080 Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000, Fax. +353 1 7640 200 Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007 Italy: PHILIPS SEMICONDUCTORS, Via Casati, 23 - 20052 MONZA (MI), Tel. +39 039 203 6838. Fax +39 039 203 6800 Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108-8507, Tel. +81 3 3740 5130, Fax. +81 3 3740 5057 Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3 750 5214, Fax. +60 3 757 4880 Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905, Tel. +9-5 800 234 7381, Fax +9-5 800 943 0087 Middle East: see Italy

For all other countries apply to: Philips Semiconductors,

The Netherlands, Fax. +31 40 27 24825

© Philips Electronics N.V. 2000

Marketing Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, SCA70 All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

403510/50/01/pp20

Date of release: 2000 Jun 19

Document order number: 9397 750 06867

Let's make things better.







Internet: http://www.semiconductors.philips.com

04547-130 SÃO PAULO, SP, Brazil Tel. +55 11 821 2333. Fax. +55 11 821 2382 Spain: Balmes 22, 08007 BARCELONA Tel. +34 93 301 6312, Fax. +34 93 301 4107

Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM, Tel. +46 8 5985 2000, Fax. +46 8 5985 2745

Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Tel. +41 1 488 2741 Fax. +41 1 488 3263

Taiwan: Philips Semiconductors, 5F, No. 96, Chien Kuo N. Rd., Sec. 1, TAIPEI, Taiwan Tel. +886 2 2134 2451, Fax. +886 2 2134 2874 Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd. 60/14 MOO 11, Bangna Trad Road KM. 3, Bagna, BANGKOK 10260, Tel. +66 2 361 7910, Fax. +66 2 398 3447 Turkey: Yukari Dudullu, Org. San. Blg., 2.Cad. Nr. 28 81260 Umraniye, ISTANBUL, Tel. +90 216 522 1500, Fax. +90 216 522 1813

Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7, 252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461

United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. +44 208 730 5000, Fax. +44 208 754 8421 United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409,

Tel. +1 800 234 7381, Fax. +1 800 943 0087 Uruguay: see South America

Vietnam: see Singapore

Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD, Tel. +381 11 3341 299, Fax.+381 11 3342 553