TV Mixer-Oscillator-PLL for 1.1 GHz

TUA 6010X

1 Overview

1.1 Features

- Smallest possible lock-in time; no asynchronous divider stage
- 1-chip system for MPU control (I²C Bus)
- Fast I²C Bus mode possible
- 4 programmable chip addresses
- Short pull-in time for quick channel switch-over and optimized loop stability
- 3 high-current switch outputs
- 2 TTL inputs
- 5-level A/D converter
- Lock-in flag
- Power-down flag
- Few external components
- Frequency and amplitude-stable balanced oscillator for the VHF, HYPER and UHF frequency range
- · Optimum decoupling of input frequency from oscillator
- Double balanced mixer with wide dynamic range and low-impedance inputs for the VHF, HYPER and UHF frequency range
- Internal band switch
- Low-noise reference voltage
- Package P-DSO-28-1

1.2 Application

The IC is suitable for all tuners in TV and VCR sets.

Туре	Ordering Code	Package
TUA 6010X	Q67001-A5210	P-DSO-28-1



1.3 Pin Configuration

(top view)



Figure 1

1.4 Pin Definitions and Functions

Pin No. Symbol Function

PLL Section

6	CAS	Chip address select
9	GND _D	Ground for digital block (PLL)
10	SDA	Data input/output for the I ² C Bus
11	SCL	Clock input for the I ² C Bus
12	V _{VCCD}	Positive supply voltage for digital block (PLL)
13	Q	4 MHz low-impedance crystal oscillator input
14	Q	4 MHz low-impedance crystal oscillator input
15	P2/ADC	Port output/ADC input
16	P1/l1	Port output/TTL input
17	P0/I0	Port output/TTL input
18	CHPMP	Charge pump output/loop filter
19	TUNE	Open collector output for pull-up resistor/loop filter

Mixer Oscillator Section

1	MIXU	UHF mixer input, low-impedance, symmetrical to MIXU
2	MIXU	UHF mixer input, low-impedance, symmetrical to MIXU
3	MIXV	VHF or HYPER mixer input, low-impedance, symmetrical to \overline{MIXV}
4	MIXV	VHF or HYPER mixer input, low-impedance, symmetrical to MIXV
5	V _{VCCA}	Positive supply voltage for analog block
7	IF	Open collector mixer output, high-impedance, symmetrical to \overline{IF}
8	ĪF	Open collector mixer output, high-impedance, symmetrical to IF
20	GND _A	Ground for analog block
21	OV-B1	VHF oscillator amplifier, high-impedance base input, symmetrical to OV-B2
22	OV-C2	VHF oscillator amplifier, high-impedance collector output, symmetrical to OV-C1
23	OV-C1	VHF oscillator amplifier, high-impedance collector output, symmetrical to OV-C2

1.4 Pin Definitions and Functions (cont'd)

Pin No.	Symbol	Function
24	OV-B2	VHF oscillator amplifier, high-impedance base input, symmetrical to OV-B1
25	OU-B1	UHF oscillator amplifier, high-impedance base input, symmetrical to OV-B2
26	OU-C2	UHF oscillator amplifier, high-impedance collector output, symmetrical to OU-C1
27	OU-C1	UHF oscillator amplifier, high-impedance collector output, symmetrical to OU-C2
28	OU-B2	UHF oscillator amplifier, high-impedance base input, symmetrical to OU-B1

1.5 Functional Block Diagram



Figure 2 Block Diagram

Semiconductor Group

2 Functional Description

The TUA 6010X device combines a digitally programmable phase locked loop (PLL), with a mixer oscillator block including two balanced mixers and oscillators for use in TV tuners.

The PLL block with four hard-switched chip addresses forms a digitally programmable phase locked loop. With a 4 MHz quartz crystal, the PLL permits precise setting of the frequency of the tuner oscillator up to 1.1 GHz in increments of 62.5 kHz. The tuning process is controlled by a microprocessor via an I²C Bus. The device has three output ports, which all can also be used as input ports (two TTL inputs and one A/D converter input). A flag is set when the loop is locked. The input ports and lock flag can be read by the processor via the I²C Bus.

The mixer oscillator block includes two balanced mixers (double balanced mixer with low-impedance input), two frequency and amplitude-stable balanced oscillators for VHF, HYPER and UHF, a low-noise reference voltage source and a band switch.

3 Circuit Description

Mixer-Oscillator Block

The mixer oscillator section includes two balanced mixers (double balanced mixer), two balanced oscillators for VHF and/or HYPER and UHF, a reference voltage source and a band switch.

Filters between tuner input and IC separate the TV frequency signals into two bands. The band switch ensures that only one mixer oscillator block at a time is activated. In the activated band the signal passes a front-end stage with MOSFET amplifier, a double tuned bandpass filter and is then fed to the balanced mixer input of the IC which has a low-impedance input. The input signal is mixed there with the on-chip oscillator signal from the activated oscillator section.

PLL Block

The mixer oscillator signal V_{CO}/\overline{V}_{CO} is internally DC coupled as a differential signal at the programmable divider inputs. The signal subsequently passes through a programmable divider with ratio N = 256 through 32767 and is then compared in a digital frequency/ phase detector to a reference frequency $f_{REF} = 62.5$ kHz. This frequency is derived from a balanced, low-impedance 4 MHz crystal oscillator (pin Q, \overline{Q}) divided by Q = 64.

The phase detector has two outputs UP and DOWN that drive two current sources I+ and I- of a charge pump. If the negative edge of the divided VCO signal appears prior to the negative edge of the reference signal, the I+ current source pulses for the duration of the phase difference. In the reverse case the I- current source pulses. If the two signals are in phase, the charge pump output (CHGPMP) goes into the high-impedance state (PLL is locked). An active lowpass filter integrates the current pulses to generate the tuning voltage for the VCO (internal amplifier, external pull-up resistor at TUNE and external RC circuitry). The charge pump output is also switched into the high-impedance state when the control bit T0 = '1'. Here it should be noted, however, that the tuning voltage can alter over a long period in the high-impedance state as a result of self-discharge in the peripheral circuitry. TUNE may be switched off by the control bit OS to allow external adjustments.

By means of a control bit 5I the pump current can be switched between two values by software. This programmability permits alteration of the control response of the PLL in the locked-in state. In this way different VCO gains can be compensated, for example.

The software-switched ports P0, P1, P2 are general-purpose open-collector outputs. The test bit T1 = '1', switches the test signals f_{REF} (4 MHz/32) and Cy (divided input signal) to P0 and P1 respectively. P0, P1, P2 are bidirectional: P0 and P1 are TTL inputs; P2 is an A/D converter input.

Data are exchanged between the processor and the PLL via the I²C Bus. The clock is generated by the processor (input SCL), while pin SDA functions as an input or output depending on the direction of the data (open collector, external pull-up resistor). Both inputs have hysteresis and a lowpass characteristic, which enhance the noise immunity of the I²C Bus.

The data from the processor pass through an I²C Bus controller. Depending on their function the data are subsequently stored in registers. If the bus is free, both lines will be in the marking state (SDA, SCL are 'HIGH'). Each telegram begins with the start condition and ends with the stop condition. Start condition: SDA goes 'LOW', while SCL remains 'HIGH'. Stop condition: SDA goes 'HIGH' while SCL remains 'HIGH'. All further information transfer takes place during SCL = 'LOW', and the data is forwarded to the control logic on the positive clock edge.

The **table 1** 'bit allocation' should be referred to the following description. All telegrams are transmitted byte by byte, followed by a ninth clock pulse, during which the control logic returns the SDA line to 'LOW' (acknowledge condition). The first byte is comprised of seven address bits. These are used by the processor to select the PLL from several peripheral components (chip select). The eighth bit (R/W) determines whether data are written into (R/W = '0') or read from (R/W = '1') the PLL.

In the data portion of the telegram during a WRITE operation, the first bit of the first or third data byte determines whether a divider ratio or control information is to follow. In each case the second byte of the same data type or a stop condition has to follow the first byte.

If the address byte indicates a READ operation, the PLL generates an acknowledge and then shifts out the status byte onto the SDA line. If the processor generates an acknowledge, a further status byte is output; otherwise the data line is released to allow the processor to generate a stop condition. The status word consists of two bits from the TTL input ports, three bits from the A/D converter, the lock flag and the power ON flag.

Four different chip addresses can be set by appropriate connection of pin CAU (see **table 2 'address selection'**).

When the supply voltage is applied, a power-on reset circuit prevents the PLL from setting the SDA line to 'LOW', which would block the bus. The power-on reset flag POR is set at power-on and when V_{VCCD} goes below 3.2 V. It will be reset at the end of a READ operation.

The lock detector resets the lock flag FL when the width of the charge pump current pulses is greater than the period of the crystal oscillator (i.e. 250 ns). Hence, when FL = '1', the maximum deviation of the input frequency from the programmed frequency is given by

$$\Delta f = \pm I_{\rm p} (K_{\rm VCO}/f_{\rm Q}) (C_1 + C_2)/(C_1 C_2)$$

where $I_{\rm p}$ is the charge pump current, $K_{\rm VCO}$ the $V_{\rm CO}$ gain, $f_{\rm Q}$ the crystal oscillator frequency and C_1 , C_2 the capacitances in the loop filter (see application circuit). As the charge pump pulses at 62.5 kHz (= $f_{\rm REF}$), it takes a maximum of 16 µs for FL to be reset after the loop has lost lock state.

Once FL has been reset, it is set only if the charge pump pulse width is less than 250 ns for eight consecutive f_{REF} periods. Therefore it takes between 128 µs and 144 µs for FL to be set after the loop regains lock.

Table 1 Bit Allocation Read/Write Data

N	MSB	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	LSB	Ack

Write Data

Address Byte	1	1	0	0	0	MA1	MA0	0	Ack
Prog. Divider Byte 1	0	n14	n13	n12	n11	n10	n9	n8	Ack
Prog. Divider Byte 2	n7	n6	n5	n4	n3	n2	n1	n0	Ack
Control Byte 1	1	51	T1	Т0	1	1	1	OS	Ack
Control Byte 2	V/U	x	x	х	х	P2	P1	P0	Ack

Read Data

Address Byte	1	1	0	0	0	MA1	MA0	1	Ack
Status Byte	POR	FL	x	11	10	A2	A1	A0	Ack

Note: MSB is shifted first.

Divider Ratio

 $N = 16384 \times n14 + 8192 \times n13 + 4096 \times n12 + 2048 \times n11 + 1024 \times n10 + 512 \times n9 + 256 \times n8 + 128 \times n7 + 64 \times n6 + 32 \times n5 + 16 \times n4 + 8 \times n3 + 4 \times n2 + 2 \times n1 + n0$

Ports P0, P1, P2

- 1 Open-collector output is active
- 0 Open-collector output is inactive, TTL-inputs I1,I0 and ADC available

Bandswitch V/U

'HIGH' switch to OSC/MIX UHF

Pump Current 5I

'HIGH' switch to high current

Disabling Tuning Voltage OS

'HIGH' disables TUNE

Power ON Reset Flag POR:	flag is set at power-on and reset at the end of READ operation
PLL Lock Flag FL:	flag is set when loop is locked
TTL-Inputs I1, I0:	input data from pins P1/I1, P0/I0

Table 2

Address	Selection	

Voltage at CAS	M1	MO
$(0 0.1) \times V_{VCCD}$	0	0
Open circuit	0	1
$(0.4 \dots 0.6) \times V_{\text{VCCD}}$	1	0
$(0.9 1) \times V_{VCCD}$	1	1

Table 3

Test Modes

Test Mode	T1	Т0
Normal operation	0	0
$P1 = Cy \text{ output, } P0 = f_{REF} \text{ output}$	1	0
Charge pump output CHGPMP is in high-impedance state	0	1
TTL-inputs I1/I0 are Cy/ f_{REF} inputs of phase detector	1	1

Table 4

A/D Converter Levels

Voltage at P2/ADC	A2	A1	A0
$(0 0.15) \times V_{VCCD}$	0	0	0
$(0.15 \dots 0.3) \times V_{\text{VCCD}}$	0	0	1
$(0.3 0.45) \times V_{VCCD}$	0	1	0
$(0.45 \dots 0.6) \times V_{\text{VCCD}}$	0	1	1
$(0.6 1) \times V_{VCCD}$	1	0	0



Figure 3

4 Electrical Characteristics

4.1 Absolute Maximum Ratings

 $T_{\rm A}$ = - 20 °C to + 80 °C

Parameter	Symbol	Limit	Limit Values		Remarks
		min.	max.		

PLL

Supply voltage	$V_{ m VCCD}$	- 0.3	6	V	
Current	I _{VCCD}		38	mA	
Output CHGPMP	V _{CHGPMP}	- 0.3	3.5	V	
Crystall oscillator pins Q, \overline{Q}	V _Q	- 0.3	$V_{\rm VCCD}$	V	
Bus input/output SDA	$V_{\rm SDA}$	- 0.3	6	V	
Bus input SCL	V _{SCL}	- 0.3	6	V	
Port outputs P0, P1, P2	VP	- 0.3	13	V	
Chip address switch CAS	V _{CAS}	- 0.3	$V_{\rm VCCD}$	V	
Output active filter TUNE	V _{TUNE}	- 0.3	33	V	
Bus output SDA	I _{SDAL}	- 1	5	mA	Open collector
Port outputs P0, P1, P2	I _{PL}	- 1	15	mA	Open collector
Total port output current	ΣI_{PL}		20	mA	
Junction temperature	TJ		125	°C	
Storage temperature	Ts	- 40	125	°C	
Thermal resistance (junction to ambient)	R _{thA}		75	K/W	

Mixer Oscillator

Supply voltage	$V_{ m VCCA}$	- 0.3	6	V	
Current	I _{VCCA}		38	mA	
Output IF, IF	$I_{\rm IF,\overline{IF}}$		9	mA	Open collector

Note: Stresses above those listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

4.2 Operating Range

Parameter	Symbol	Limit	Values	Unit	Remarks
		min.	max.		
Supply voltage	V _{VCCD}	4.5	5.5	V	
	$V_{ m VCCA}$	4.5	5.5	V	
Supply current	I _{VCCD}	16	33	mA	
	IVCCA	16	33	mA	
Mixer output voltage	$V_{\rm IF,\overline{IF}}$	4.5	5.5	V	Open collector
Mixer output current	$I_{\rm IF,IF}$	4.0	8.0	mA	Open collector
Programmable divider factor	N	256	32767		
VHF mixer input frequency range	$f_{\rm MIXV}$	30	500	MHz	
UHF mixer input frequency range	<i>f</i> _{MIXU}	400	900	MHz	
VHF oscillator frequency range	$f_{\rm OV}$	30	500	MHz	
UHF oscillator frequency range	$f_{\rm OU}$	400	900	MHz	
Ambient temperature	T _A	- 20	80	°C	

Note: In the operating range the functions given in the circuit description are fulfilled.

4.3 AC/DC Characteristics

V_{VCCD} = 4.5 V to 5.5 V, T_{A} = - 20 °C to 80 °C

Parameter	Symbol	Limit Values			Unit	Test Condition
		min. typ.		max.		

PLL

Supply	I _{VCCD}	19	24	29	mA	$V_{\rm VCCD} = 5 \rm V$
current						

Crystal Oscillator Connections Q, $\overline{\textbf{Q}}$

Crystal frequency	fq	3.2	4.0	4.8	MHz	Series resonance
Crystal resistance ¹⁾	R _Q	10		100	Ω	Series resonance
Oscillation frequency	fq	3.99975	4.000	4.00025	MHz	$f_{\rm Q}$ = 4 MHz
Drive current ¹⁾	I _Q	t.b.d.	t.b.d.	t.b.d.	μArms	$f_{\rm Q}$ = 4 MHz
Input impedance ¹⁾	Z _Q	- 600	- 750	- 900	Ω	$f_{\rm Q}$ = 4 MHz
Margin from 1 st (fundamental) to 2 nd and 3 rd harmonics ¹⁾	a _H			20	dB	$f_{\rm Q}$ = 4 MHz

¹⁾ Design note only: no 100 % final inspection.

 V_{VCCD} = 4.5 V to 5.5 V, T_{A} = - 20 °C to 80 °C

Parameter	Symbol	Lir	nit Valu	ies	Unit	Test Condition
		min.	nin. typ.			

Charge Pump Output CHGPMP (V_{VCCD} = 5 V)

HIGH output current	I _{CPH}	± 90	± 220	± 300	μA	5I = '1', V _{CP} = 2 V
LOW output current	I _{CPL}	± 22	± 50	± 75	μA	5I = '0', V _{CP} = 2 V
Tristate current	I _{CPZ}		1		nA	T0 = '1', V_{CP} = 2 V
Output voltage	V _{CP}	1.0		2.5	V	locked

Drive Output TUNE (open collector)

HIGH output current	I _{TH}		10	μΑ	V _{TH} = 33 V, T0 = '1'
LOW output voltage	V _{TL}		0.5	V	<i>I</i> _{TL} = 1.5 mA

Port Outputs P0, P1, P2 (open collector)

HIGH output current	I _{POH}		10	μA	V _{POH} = 13.5 V
LOW output voltage	V_{POL}		0.5	V	$I_{\rm POL}$ = 15 mA

 $V_{\rm VCCD}$ = 4.5 V to 5.5 V, $T_{\rm A}$ = - 20 °C to 80 °C

Parameter	Symbol	Limit Values			Unit	Test Condition
		min. typ. ma		max.		

TTL Port Inputs P0, P1

HIGH input voltage	V_{PIH}	2.7			V	
LOW input voltage	V_{PIL}			0.8	V	
HIGH input current	I _{PIH}			10	μA	V _{PIH} = 13.5 V
LOW input current	I _{PIL}		- 10		μA	$V_{PIL} = 0 \ V$

ADC Port Input P2

HIGH input current	I _{ADCH}		10	μA	
LOW input current	I _{ADCL}	- 10		μA	

Address Selection Input CAS

HIGH input current	I _{CASH}		50	μA	$V_{\text{CASH}} = 5 \text{ V}$
LOW input current	I _{CASL}	- 50		μA	$V_{\text{CASL}} = 0 \text{ V}$

 V_{VCCD} = 4.5 V to 5.5 V, T_{A} = - 20 °C to 80 °C

Parameter	Symbol	Limit Values			Unit	Test Condition
		min. typ. max.				

I²C Bus

Bus Inputs SCL, SDA

HIGH input voltage	V _{IH}	3	5.5	V	
LOW input voltage	V _{IL}		1.5	V	
HIGH input current	I _{IH}		10	μA	$V_{\rm IH} = V_{\rm S}$
LOW input current		- 20		μA	$V_{IL} = 0 V$

Bus Output SDA (open collector)

HIGH output current	I _{OH}		10	μA	V _{он} = 5.5 V
LOW output voltage	V _{OL}		0.4	V	$I_{\rm OL}$ = 3 mA

Edge Speed SCL, SDA

Rise time	t _r		300	ns	
Fall time	t _f		300	ns	

Clock Timing SCL

Frequency	$f_{\rm SCL}$	0	400	kHz	
HIGH pulse width	t _H	0.6		μs	
LOW pulse width	t	1.3		μs	

$V_{\rm VCCD}$ = 4.5 V to 5.5 V, $T_{\rm A}$ = - 20 °C to 80 °C

Parameter	Symbol	Limit Values			Unit	Test Condition
		min. typ. max.		max.		

Start Condition

Set-up time	t _{susta}	0.6		μs	
Hold time	t _{hsta}	0.6		μs	

Stop Condition

Set-up time	t _{susto}	0.6		μs	
Bus free	$t_{\rm buf}$	1.3		μs	

Data Transfer

Set-up time	t _{sudat}	0.1			μs	
Hold time	t _{hdat}	0			μs	
Input hysteresis SCL, SDA ¹⁾	V_{hys}		200		mV	
Noise immunity SCL, SDA ^{1), 2)}	V _N		5		Vpp	<i>f</i> _N = 2 MHz 14 MHz
Capacitive load for each bus line	CL			400	pF	

¹⁾ Design note only: no 100 % final inspection.

²⁾ Sinusoidal noise signal applied via a 33 pF coupling capacitor.

4.3 AC/DC Characteristics

 V_{VCCD} = 4.5 V to 5.5 V, T_{A} = 25 °C

Parameter	Symbol	Lir	nit Valu	ies	Unit	Test Condition
		min.	typ.	max.		

Mixer Oscillator

Current	I _{VCCA}	15	21	27	mA	Bit V/U = 'L'
consumption	$I_{\rm VCCA}$	18	24	30	mA	Bit V/U = 'H'
Mixer output impedance	$R_{\rm IF, \overline{IF}}$		20		kΩ	Parallel equivalent circuit
	$C_{\rm IF,\overline{IF}}$		0.5		pF	Parallel equivalent circuit

VHF and HYPER Circuit Section

Oscillator	foscv	80		170	MHz	V _d = 0 28 V; VHF
frequency range	foscн	140		450	MHz	<i>V</i> _d = 0 28 V; HYP
Oscillator drift	Δf_{OSCV}			400	kHz	$V_{\rm S}$ = 5 V ± 10 %
	Δf_{OSCV}			500	kHz	$\Delta T = 25 \ ^{\circ}\text{C}$
	Δf_{OSCV}			100	kHz	t = 5 s up to 15 min after switching on
Oscillator	V _{MIXV}	100	108		dBµV	$\Delta f = 10 \text{ kHz}$ in channel E2
pulling	V_{MIXV}	100	108		dBμV	$\Delta f = 10 \text{ kHz in}$ channel S10
	$V_{\rm MIXV}$	80	88		dBµV	$\Delta f_{int} = E2 + N + 5 - 1 MHz$
	$V_{\rm MIXV}$	80	88		dBμV	$\Delta f_{int} = S10 + N + 5 - 1 MHz$
Mixer gain	G_{MixV}	11	14	17	dB	
Mixer noise	$F_{\rm MixV}$		5	8	dB	Channel E2 (DSB)
figure	$F_{\rm MixV}$		5	8	dB	Channel 10 (DSB)
Crosstalk f _{in} /LO	V_{MixV}	150	1000		mVrms	Max. input level for 10 dB distance f_{in} /LO
Mixer input impedance	R _{MixV}		20		Ω	Serial equivalent circuit
	L_{MixV}		10		nH	Serial equivalent circuit
IF suppression	a _{IF}		20		dB	$V_{\text{MixB}} = 80 \text{ dB}\mu\text{V}$

 $V_{\rm VCCD}$ = 4.5 V to 5.5 V, $T_{\rm A}$ = 25 °C

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		

UHF Circuit Section

Oscillator frequency range	foscu	440		900	MHz	V _t = 0 28 V
Oscillator drift	Δf_{OSCU}			400	kHz	$V_{\rm S}$ = 5 V ± 10 %
	Δf_{OSCU}			800	kHz	$\Delta T = 25 \ ^{\circ}\text{C}$
	Δf_{OSCU}			100	kHz	t = 5 s up to 15 min after switching on
Oscillator pulling	V _{MIXU}	100	108		ΒμV	$\Delta f = 10 \text{ kHz in}$ channel E21
	V_{MIXU}	100	108		ΒμV	$\Delta f = 10 \text{ kHz in}$ channel E68
	V _{MIXU}	80	88		dBµV	$\Delta f_{int} = E21 + N + 5 - 1 MHz$
	$V_{\rm MIXU}$	80	88		dBµV	$\Delta f_{int} = E68 + N + 5 - 1 MHz$
Mixer gain	G_{MixU}	11	14	17	dB	
Mixer noise	F_{MixU}		6	9	dB	Channel E21 (DSB)
figure	F_{MixU}		7	10	dB	Channel E68 (DSB)
Crosstalk f _{in} /LO	V_{MixU}	150	1000		mVrms	Max. input level for 10 dB distance f_{in} /LO
Mixer input impedance	R _{MixU}		20		Ω	Serial circuit equivalent
	L _{MixU}		10		nH	Serial circuit equivalent
IF suppression	a _{IF}		20		dB	$V_{\text{MixB}} = 80 \text{ dB}\mu\text{V}$

Note: The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not otherwise specified, typical characteristics apply at $T_A = 25 \,^{\circ}$ C and the given supply voltage.

Test Circuit 1



Figure 4 Measurement of Crystal Oscillator Frequency



Equivalent I/O-Schematic

Test Circuit 2



Measurement of S-Parameters S11, S12, S21, S22 and Calculation of π -Equivalent Circuit

Table 5

Test Frequency

Test Point	Test Frequency in MHz	Pin x	Pin y
Mixer input impedance VHF	300	3	4
Mixer input impedance UHF	600	1	2

Test Circuit 3



Measurement of Output Impedance by Measurement of S-Parameters S11, S12, S21, S22 at 45 MHz

Test Circuit 4





Equivalent I/O-Schematic



Figure 9 Equivalent I/O-Schematic of Charge Pump



Figure 10 Equivalent I/O-Schematic of Port Pins



Figure 11 Equivalent I/O-Schematic of CAS Pin

28







Equivalent I/O-Schematic of MIXU/MIXU/MIXV/MIXV Pins



Figure 14 Equivalent I/O-Schematic of UHF- VHF-Oscillator Pins



Figure 15 I²C Bus Timing

5 Package Outlines



Sorts of Packing Package outlines for tubes, trays etc. are contained in our Data Book "Package Information". SMD = Surface Mounted Device

Dimensions in mm