


TRIPLE CABLE TRANSCEIVER/ARBITER

—TOP VIEW—



PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL
1	I	LREQ	21	—	DGND	41	—	AGND	61	—	AGND
2	O	SYSCLK	22	I/O	C/LKON	42	I/O	TPB0—	62	—	AVcc
3	—	DGND	23	I	PC0	43	I/O	TPB0+	63	—	AVcc
4	I/O	CTL0	24	I	PC1	44	I/O	TPA0—	64	—	AGND
5	I/O	CTL1	25	I	PC2	45	I/O	TPA0+	65	—	AGND
6	—	DVcc	26	I	ISO	46	O	TPBIAS0	66	I	R0
7	I/O	D0	27	I	CPS	47	—	AVcc	67	I	R1
8	I/O	D1	28	—	DGND	48	—	AVcc	68	—	DVcc
9	—	Vcc	29	—	DVcc	49	I/O	TPB1—	69	—	DVcc
10	I/O	D2	30	—	DVcc	50	I/O	TPB1+	70	—	DGND
11	I/O	D3	31	I	TESTM	51	I/O	TPA1—	71	I/O	FILTER0
12	I/O	D4	32	I	SE	52	I/O	TPA1+	72	I/O	FILTER1
13	I/O	D5	33	I	SM	53	O	TPBIAS1	73	—	PLLVC
14	I/O	D6	34	—	AVcc	54	—	AVcc	74	—	PLLGN
15	I/O	D7	35	—	AVcc	55	I/O	TPB2—	75	—	PLLGN
16	—	DGND	36	—	AGND	56	I/O	TPB2+	76	I	XI
17	O	CNA	37	—	AGND	57	I/O	TPA2—	77	O	XO
18	I	PD	38	—	AGND	58	I/O	TPA2+	78	I	RESET
19	I	LPS	39	—	AGND	59	O	TPBIAS2	79	—	DVcc
20	—	DGND	40	—	AGND	60	—	AGND	80	—	DGND

INPUTS

<u>CPS</u>	: CABLE POWER STATUS
<u>ISO</u>	: LINK INTERFACE ISOLATION CONTROL
<u>LPS</u>	: LINK POWER STATUS
<u>LREQ</u>	: LINK REQUEST
<u>PC0 - PC2</u>	: POWER CLASS
<u>PD</u>	: POWER DOWN
<u>R0, R1</u>	: CURRENT SETTING RESISTOR
<u>RESET</u>	: LOGIC RESET
<u>SE</u>	: TEST CONTROL
<u>SM</u>	: TEST CONTROL
<u>TESTM</u>	: TEST MODE CONTROL
<u>XI</u>	: CRYSTAL OSCILLATOR

OUTPUTS

<u>CNA</u>	: CABLE NOT ACTIVE
<u>SYSCLK</u>	: SYSTEM CLOCK
<u>TPBIAS0 - TPBIAS2</u>	: PORT N, TWISTED PAIR BIAS
<u>XO</u>	: CRYSTAL OSCILLATOR

INPUTS/OUTPUTS

<u>C/LKON</u>	: BUS MANAGER CONTENDER PROGRAMMING/LINK ON
<u>CTL0, CTL1</u>	: CONTROL
<u>FILTER</u>	: PLL FILTER
<u>D0 - D7</u>	: DATA
<u>TPA0+ - TPA2+</u>	: PORT N, TWISTED PAIR CABLE A POSITIVE SIGNAL
<u>TPA0- - TPA2-</u>	: PORT N, TWISTED PAIR CABLE A NAGATIVE SIGNAL
<u>TPB0+ - TPB2+</u>	: PORT N, TWISTED PAIR CABLE B POSITIVE SIGNAL
<u>TPB0- - TPB2-</u>	: PORT N, TWISTED PAIR CABLE B NAGATIVE SIGNAL

