

TL431, A, B Series

Programmable Precision References

The TL431, A, B integrated circuits are three-terminal programmable shunt regulator diodes. These monolithic IC voltage references operate as a low temperature coefficient zener which is programmable from V_{ref} to 36 V with two external resistors. These devices exhibit a wide operating current range of 1.0 mA to 100 mA with a typical dynamic impedance of 0.22 Ω . The characteristics of these references make them excellent replacements for zener diodes in many applications such as digital voltmeters, power supplies, and op amp circuitry. The 2.5 V reference makes it convenient to obtain a stable reference from 5.0 V logic supplies, and since the TL431, A, B operates as a shunt regulator, it can be used as either a positive or negative voltage reference.

- Programmable Output Voltage to 36 V
- Voltage Reference Tolerance: $\pm 0.4\%$, Typ @ 25°C (TL431B)
- Low Dynamic Output Impedance, 0.22 Ω Typical
- Sink Current Capability of 1.0 mA to 100 mA
- Equivalent Full-Range Temperature Coefficient of 50 ppm/°C Typical
- Temperature Compensated for Operation over Full Rated Operating Temperature Range
- Low Output Noise Voltage


ORDERING INFORMATION

Device	Operating Temperature Range	Package
TL431CLP, ACLP, BCLP	$T_A = 0^\circ$ to $+70^\circ\text{C}$	TO-92
TL431CP, ACP, BCP		Plastic
TL431CDM, ACDM, BCDM		MICRO-8
TL431CD, ACD, BCD		SOP-8
TL431ILP, AILP, BILP	$T_A = -40^\circ$ to $+85^\circ\text{C}$	TO-92
TL431IP, AIP, BIP		Plastic
TL431IDM, AIDM, BIDM		MICRO-8
TL431ID, AID, BID		SOP-8


PROGRAMMABLE PRECISION REFERENCES

SEMICONDUCTOR TECHNICAL DATA

Z, LP SUFFIX
PLASTIC PACKAGE
CASE 29
(TO-92)




Pin 1. Reference
2. Anode
3. Cathode





P SUFFIX
PLASTIC PACKAGE
CASE 626



DM SUFFIX
PLASTIC PACKAGE
CASE 846A
(MICRO-8)




D SUFFIX
PLASTIC PACKAGE
CASE 751
(SOP-8)




SOP-8 is an internally modified SO-8 package. Pins 2, 3, 6 and 7 are electrically common to the die attach flag. This internal lead frame modification decreases power dissipation capability when appropriately mounted on a printed circuit board. SOP-8 conforms to all external dimensions of the standard SO-8 package.

TL431, A, B Series

Symbol




Representative Block Diagram



Representative Schematic Diagram

Component values are nominal



This device contains 12 active transistors.

MAXIMUM RATINGS (Full operating ambient temperature range applies, unless otherwise noted.)

Rating	Symbol	Value	Unit
Cathode to Anode Voltage	V_{KA}	37	V
Cathode Current Range, Continuous	I_K	–100 to +150	mA
Reference Input Current Range, Continuous	I_{ref}	–0.05 to +10	mA
Operating Junction Temperature	T_J	150	°C
Operating Ambient Temperature Range TL431I, TL431AI, TL431BI TL431C, TL431AC, TL431BC	T_A	–40 to +85 0 to +70	°C
Storage Temperature Range	T_{stg}	–65 to +150	°C
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C Ambient Temperature D, LP Suffix Plastic Package P Suffix Plastic Package DM Suffix Plastic Package	P_D	0.70 1.10 0.52	W
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C Case Temperature D, LP Suffix Plastic Package P Suffix Plastic Package	P_D	1.5 3.0	W

NOTE: ESD data available upon request.

RECOMMENDED OPERATING CONDITIONS

Condition	Symbol	Min	Max	Unit
Cathode to Anode Voltage	V_{KA}	V_{ref}	36	V
Cathode Current	I_K	1.0	100	mA

THERMAL CHARACTERISTICS

Characteristic	Symbol	D, LP Suffix Package	P Suffix Package	DM Suffix Package	Unit
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	178	114	240	°C/W
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	83	41	–	°C/W


TL431, A, B Series

ELECTRICAL CHARACTERISTICS (T_A = 25°C, unless otherwise noted.)

Characteristic	Symbol	TL431I			TL431C			Unit
		Min	Typ	Max	Min	Typ	Max	
Reference Input Voltage (Figure 1) V _{KA} = V _{ref} , I _K = 10 mA T _A = 25°C T _A = T _{low} to T _{high} (Note 1)	V _{ref}	2.44 2.41	2.495 –	2.55 2.58	2.44 2.423	2.495 –	2.55 2.567	V
Reference Input Voltage Deviation Over Temperature Range (Figure 1, Notes 1, 2, 4) V _{KA} = V _{ref} , I _K = 10 mA	ΔV _{ref}	–	7.0	30	–	3.0	17	mV
Ratio of Change in Reference Input Voltage to Change in Cathode to Anode Voltage I _K = 10 mA (Figure 2), ΔV _{KA} = 10 V to V _{ref} ΔV _{KA} = 36 V to 10 V	$\frac{\Delta V_{ref}}{\Delta V_{KA}}$	– –	–1.4 –1.0	–2.7 –2.0	– –	–1.4 –1.0	–2.7 –2.0	mV/V
Reference Input Current (Figure 2) I _K = 10 mA, R ₁ = 10 k, R ₂ = ∞ T _A = 25°C T _A = T _{low} to T _{high} (Note 1)	I _{ref}	– –	1.8 –	4.0 6.5	– –	1.8 –	4.0 5.2	μA
Reference Input Current Deviation Over Temperature Range (Figure 2, Note 1, 4) I _K = 10 mA, R ₁ = 10 k, R ₂ = ∞	ΔI _{ref}	–	0.8	2.5	–	0.4	1.2	μA
Minimum Cathode Current For Regulation V _{KA} = V _{ref} (Figure 1)	I _{min}	–	0.5	1.0	–	0.5	1.0	mA
Off-State Cathode Current (Figure 3) V _{KA} = 36 V, V _{ref} = 0 V	I _{off}	–	2.6	1000	–	2.6	1000	nA
Dynamic Impedance (Figure 1, Note 3) V _{KA} = V _{ref} , ΔI _K = 1.0 mA to 100 mA f ≤ 1.0 kHz	Z _{KA}	–	0.22	0.5	–	0.22	0.5	Ω

NOTE 1: T_{low} = –40°C for TL431AIP, TL431AILP, TL431IP, TL431ILP, TL431BID, TL431BiP, TL431BILP, TL431AIDM, TL431IDM, TL431BIDM, 0°C for TL431ACP, TL431ACL, TL431CP, TL431CLP, TL431CD, TL431ACD, TL431BCD, TL431BCP, TL431BCLP, TL431CDM, TL431ACDM, TL431BCDM
T_{high} = +85°C for TL431AIP, TL431AILP, TL431IP, TL431ILP, TL431BID, TL431BiP, TL431BILP, TL431IDM, TL431AIDM, TL431BIDM, +70°C for TL431ACP, TL431ACL, TL431CP, TL431ACD, TL431BCD, TL431BCP, TL431BCLP, TL431CDM, TL431ACDM, TL431BCDM

NOTE 2: The deviation parameter ΔV_{ref} is defined as the difference between the maximum and minimum values obtained over the full operating ambient temperature range that applies.



The average temperature coefficient of the reference input voltage, αV_{ref} is defined as:

$$V_{ref} \frac{\text{ppm}}{^{\circ}\text{C}} = \frac{\left(\frac{\Delta V_{ref}}{V_{ref} @ 25^{\circ}\text{C}} \right) \times 10^6}{\Delta T_A} = \frac{\Delta V_{ref} \times 10^6}{\Delta T_A (V_{ref} @ 25^{\circ}\text{C})}$$

αV_{ref} can be positive or negative depending on whether V_{ref} Min or V_{ref} Max occurs at the lower ambient temperature. (Refer to Figure 6.)

Example : ΔV_{ref} = 8.0 mV and slope is positive,

$$V_{ref} @ 25^{\circ}\text{C} = 2.495 \text{ V}, \Delta T_A = 70^{\circ}\text{C}$$

$$\alpha V_{ref} = \frac{0.008 \times 10^6}{70 (2.495)} = 45.8 \text{ ppm}/^{\circ}\text{C}$$

NOTE 3 : The dynamic impedance Z_{KA} is defined as $|Z_{KA}| = \frac{\Delta V_{KA}}{\Delta I_K}$

When the device is programmed with two external resistors, R₁ and R₂, (refer to Figure 2) the total dynamic impedance of the circuit is defined as:

$$|Z_{KA}'| \approx |Z_{KA}| \left(1 + \frac{R_1}{R_2} \right)$$


TL431, A, B Series

ELECTRICAL CHARACTERISTICS (T_A = 25°C, unless otherwise noted.)

Characteristic	Symbol	TL431AI			TL431AC			TL431B			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Reference Input Voltage (Figure 1) V _{KA} = V _{ref} , I _K = 10 mA T _A = 25°C T _A = T _{low} to T _{high}	V _{ref}	2.47 2.44	2.495 —	2.52 2.55	2.47 2.453	2.495 —	2.52 2.537	2.483 2.475	2.495 2.495	2.507 2.515	V
Reference Input Voltage Deviation Over Temperature Range (Figure 1, Notes 1, 2, 4) V _{KA} = V _{ref} , I _K = 10 mA	ΔV _{ref}	—	7.0	30	—	3.0	17	—	3	17	mV
Ratio of Change in Reference Input Voltage to Change in Cathode to Anode Voltage I _K = 10 mA (Figure 2), ΔV _{KA} = 10 V to V _{ref} ΔV _{KA} = 36 V to 10 V	$\frac{\Delta V_{ref}}{\Delta V_{KA}}$	— —	–1.4 –1.0	–2.7 –2.0	— —	–1.4 –1.0	–2.7 –2.0	— —	–1.4 –1.0	–2.7 –2.0	mV/V
Reference Input Current (Figure 2) I _K = 10 mA, R ₁ = 10 k, R ₂ = ∞ T _A = 25°C T _A = T _{low} to T _{high} (Note 1)	ΔI _{ref}	— —	1.8 —	4.0 6.5	— —	1.8 —	4.0 5.2	— —	1.6 —	3.0 4.0	μA
Reference Input Current Deviation Over Temperature Range (Figure 2, Note 1) I _K = 10 mA, R ₁ = 10 k, R ₂ = ∞	ΔI _{ref}	—	0.8	2.5	—	0.4	1.2	—	0.4	1.2	μA
Minimum Cathode Current For Regulation V _{KA} = V _{ref} (Figure 1)	I _{min}	—	0.5	1.0	—	0.5	1.0	—	0.5	1.0	mA
Off-State Cathode Current (Figure 3) V _{KA} = 36 V, V _{ref} = 0 V	I _{off}	—	260	1000	—	260	1000	—	230	500	nA
Dynamic Impedance (Figure 1, Note 3) V _{KA} = V _{ref} , ΔI _K = 1.0 mA to 100 mA f ≤ 1.0 kHz	Z _{KA}	—	0.22	0.5	—	0.22	0.5	—	0.14	0.3	Ω

NOTE 1: T_{low} = –40°C for TL431AIP, TL431AILP, TL431IP, TL431ILP, TL431BID, TL431BIP, TL431BILP, TL431AIDM, TL431IDM, TL431BIDM, 0°C for TL431ACP, TL431ACL, TL431CP, TL431CLP, TL431CD, TL431ACD, TL431BCD, TL431BCP, TL431BCLP, TL431CDM, TL431ACDM, TL431BCDM
T_{high} = +85°C for TL431AIP, TL431AILP, TL431IP, TL431ILP, TL431BID, TL431BIP, TL431BILP, TL431IDM, TL431AIDM, TL431BIDM, +70°C for TL431ACP, TL431ACL, TL431CP, TL431ACD, TL431BCD, TL431BCP, TL431BCLP, TL431CDM, TL431ACDM, TL431BCDM

NOTE 2: The deviation parameter ΔV_{ref} is defined as the difference between the maximum and minimum values obtained over the full operating ambient temperature range that applies.



The average temperature coefficient of the reference input voltage, αV_{ref} is defined as:

$$V_{ref} \frac{\text{ppm}}{^{\circ}\text{C}} = \frac{\left(\frac{\Delta V_{ref}}{V_{ref} @ 25^{\circ}\text{C}} \right) \times 10^6}{\Delta T_A} = \frac{\Delta V_{ref} \times 10^6}{\Delta T_A (V_{ref} @ 25^{\circ}\text{C})}$$

αV_{ref} can be positive or negative depending on whether V_{ref} Min or V_{ref} Max occurs at the lower ambient temperature. (Refer to Figure 6.)

Example : ΔV_{ref} = 8.0 mV and slope is positive,

$$V_{ref} @ 25^{\circ}\text{C} = 2.495 \text{ V}, \Delta T_A = 70^{\circ}\text{C}$$

$$\alpha V_{ref} = \frac{0.008 \times 10^6}{70 (2.495)} = 45.8 \text{ ppm}/^{\circ}\text{C}$$

NOTE 3: The dynamic impedance Z_{KA} is defined as $|Z_{KA}| = \frac{\Delta V_{KA}}{\Delta I_K}$

When the device is programmed with two external resistors, R₁ and R₂, (refer to Figure 2) the total dynamic impedance of the circuit is defined as:

$$|Z_{KA}'| \approx |Z_{KA}| \left(1 + \frac{R_1}{R_2} \right)$$

NOTE 4: This test is not applicable to surface mount (D and DM suffix) devices.

TL431, A, B Series

Figure 1. Test Circuit for $V_{KA} = V_{ref}$




Figure 2. Test Circuit for $V_{KA} > V_{ref}$




Figure 3. Test Circuit for I_{off}




Figure 4. Cathode Current versus Cathode Voltage




Figure 5. Cathode Current versus Cathode Voltage




Figure 6. Reference Input Voltage versus Ambient Temperature




Figure 7. Reference Input Current versus Ambient Temperature




Figure 8. Change in Reference Input Voltage versus Cathode Voltage




Figure 9. Off-State Cathode Current versus Ambient Temperature




Figure 10. Dynamic Impedance versus Frequency




Figure 11. Dynamic Impedance versus Ambient Temperature




Figure 12. Open-Loop Voltage Gain versus Frequency





Figure 13. Spectral Noise Density



TL431, A, B Series

Figure 14. Pulse Response




Figure 15. Stability Boundary Conditions




Figure 16. Test Circuit For Curve A of Stability Boundary Conditions





Figure 17. Test Circuit For Curves B, C, And D of Stability Boundary Conditions



TYPICAL APPLICATIONS

Figure 18. Shunt Regulator




Figure 19. High Current Shunt Regulator




Figure 20. Output Control for a Three-Terminal Fixed Regulator




Figure 21. Series Pass Regulator




Figure 22. Constant Current Source




Figure 23. Constant Current Sink




Figure 24. TRIAC Crowbar




Figure 25. SRC Crowbar





Figure 26. Voltage Monitor



$$\text{Lower Limit} = \left(1 + \frac{R1}{R2}\right) V_{\text{ref}}$$

$$\text{Upper Limit} = \left(1 + \frac{R3}{R4}\right) V_{\text{ref}}$$

Figure 27. Single-Supply Comparator with Temperature-Compensated Threshold




Figure 28. Linear Ohmmeter






Figure 29. Simple 400 mW Phono Amplifier



TL431, A, B Series

Figure 30. High Efficiency Step-Down Switching Converter





Test	Conditions	Results
Line Regulation	$V_{in} = 10 \text{ V to } 20 \text{ V}$, $I_o = 1.0 \text{ A}$	53 mV (1.1%)
Load Regulation	$V_{in} = 15 \text{ V}$, $I_o = 0 \text{ A to } 1.0 \text{ A}$	25 mV (0.5%)
Output Ripple	$V_{in} = 10 \text{ V}$, $I_o = 1.0 \text{ A}$	50 mVpp P.A.R.D.
Output Ripple	$V_{in} = 20 \text{ V}$, $I_o = 1.0 \text{ A}$	100 mVpp P.A.R.D.
Efficiency	$V_{in} = 15 \text{ V}$, $I_o = 1.0 \text{ A}$	82%

TL431, A, B Series

OUTLINE DIMENSIONS

Z, LP SUFFIX PLASTIC PACKAGE CASE 29-04 (TO-92) ISSUE AD




NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. CONTOUR OF PACKAGE BEYOND DIMENSION R IS UNCONTROLLED.
4. DIMENSION F APPLIES BETWEEN P AND L. DIMENSION D AND J APPLY BETWEEN L AND K MINIMUM. LEAD DIMENSION IS UNCONTROLLED IN P AND BEYOND DIMENSION K MINIMUM.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.175	0.205	4.45	5.20
B	0.170	0.210	4.32	5.33
C	0.125	0.165	3.18	4.19
D	0.016	0.022	0.41	0.55
F	0.016	0.019	0.41	0.48
G	0.045	0.055	1.15	1.39
H	0.095	0.105	2.42	2.66
J	0.015	0.020	0.39	0.50
K	0.500	—	12.70	—
L	0.250	—	6.35	—
N	0.080	0.105	2.04	2.66
P	—	0.100	—	2.54
R	0.115	—	2.93	—
V	0.135	—	3.43	—

P SUFFIX PLASTIC PACKAGE CASE 626-05 ISSUE K



NOTES:


1. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
2. PACKAGE CONTOUR OPTIONAL (ROUND OR SQUARE CORNERS).
3. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.40	10.16	0.370	0.400
B	6.10	6.60	0.240	0.260
C	3.94	4.45	0.155	0.175
D	0.38	0.51	0.015	0.020
F	1.02	1.78	0.040	0.070
G	2.54 BSC	—	0.100 BSC	—
H	0.76	1.27	0.030	0.050
J	0.20	0.30	0.008	0.012
K	2.92	3.43	0.115	0.135
L	7.62 BSC	—	0.300 BSC	—
M	—	10°	—	10°
N	0.76	1.01	0.030	0.040

TL431, A, B Series

OUTLINE DIMENSIONS

D SUFFIX PLASTIC PACKAGE CASE 751-05 (SOP-8) ISSUE P




NOTES:

1. DIMENSIONS A AND B ARE DATUMS AND T IS A DATUM SURFACE.
2. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
3. DIMENSIONS ARE IN MILLIMETER.
4. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
5. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
6. DIMENSION D DOES NOT INCLUDE MOLD PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

DIM	MILLIMETERS	
	MIN	MAX
A	4.80	5.00
B	3.80	4.00
C	1.35	1.75
D	0.35	0.49
F	0.40	1.25
G	1.27 BSC	
J	0.18	0.25
K	0.10	0.25
M	0°	7°
P	5.80	6.20
R	0.25	0.50

DM SUFFIX PLASTIC PACKAGE CASE 846A-02 (MICRO-8) ISSUE B



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION D DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	2.90	3.10	0.114	0.122
B	2.90	3.10	0.114	0.122
C	—	1.10	—	0.043
D	0.25	0.40	0.010	0.016
G	0.65 BSC		0.026 BSC	
H	0.05	0.15	0.002	0.006
J	0.13	0.23	0.005	0.009
K	4.75	5.05	0.187	0.199
L	0.40	0.70	0.016	0.028

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution;
P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 or 602-303-5454

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center,
3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315

MFAX: RMFAX0@email.sps.mot.com – TOUCHTONE 602-244-6609
INTERNET: <http://Design-NET.com>

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,
51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298



TL431/D

