INTEGRATED CIRCUITS

DATA SHEET

TDA9813T VIF-PLL with QSS-IF and dual FM-PLL demodulator

Preliminary specification
File under Integrated Circuits, IC02

1995 Oct 03





TDA9813T

FEATURES

- 5 V supply voltage
- Gain controlled wide band VIF-amplifier (AC-coupled)
- True synchronous demodulation with active carrier regeneration (very linear demodulation, good intermodulation figures, reduced harmonics, excellent pulse response)
- Separate video amplifier for sound trap buffering with high video bandwidth
- VIF AGC detector for gain control, operating as peak sync detector
- Tuner AGC with adjustable takeover point (TOP)
- AFC detector without extra reference circuit
- · AC-coupled limiter amplifier for sound intercarrier signal

- Two alignment-free FM-PLL demodulators with high linearity
- SIF input for single reference QSS mode (PLL controlled); SIF AGC detector for gain controlled SIF amplifier; single reference QSS mixer able to operate in high performance single reference QSS mode
- Stabilizer circuit for ripple rejection and to achieve constant output signals.

GENERAL DESCRIPTION

The TDA9813T is an integrated circuit for vision IF signal processing and sound dual FM demodulation, with single reference QSS-IF in TV and VCR sets. For negative modulation standards only.

QUICK REFERENCE DATA


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _P	supply voltage		4.5	5	5.5	V
I _P	supply current		93	109	125	mA
V _{i VIF(rms)}	vision IF input signal voltage sensitivity (RMS value)	-1 dB video at output	-	60	100	μV
V _{o CVBS(p-p)}	CVBS output signal voltage (peak-to-peak value)		1.7	2.0	2.3	V
B ₋₃	-3 dB video bandwidth on pin CVBS	$B/G \ standard; \ C_L < 20 \ pF; \\ R_L > 1 \ k\Omega; \ AC \ load$	7	8	_	MHz
S/N (W)	weighted signal-to-noise ratio for video		56	60	_	dB
IM _{α1.1}	intermodulation attenuation at 'blue'	f = 1.1 MHz	58	64	_	dB
IM _{α3.3}	intermodulation attenuation at 'blue'	f = 3.3 MHz	58	64	_	dB
α _{H(sup)}	suppression of harmonics in video signal		35	40	_	dB
V _i SIF(rms)	sound IF input signal voltage sensitivity (RMS value)	-3 dB at intercarrier output	-	30	70	μV
V _{o(rms)}	audio output signal voltage for FM (RMS value)	B/G standard; 54% modulation	_	0.5	_	V
THD	total harmonic distortion	54% modulation	-	0.15	0.5	%
S/N (W)	weighted signal-to-noise ratio	54% modulation	_	60	_	dB

ORDERING INFORMATION

TYPE		PACKAGE			
NUMBER	NUMBER NAME DESCRIPTION				
TDA9813T	SO28	plastic small outline package; 28 leads; body width 7.5 mm	SOT136-1		

TDA9813T

BLOCK DIAGRAM




VIF-PLL with QSS-IF and dual FM-PLL demodulator

TDA9813T

PINNING

SYMBOL	PIN	DESCRIPTION
V _{i VIF1}	1	VIF differential input signal voltage 1
V _{i VIF2}	2	VIF differential input signal voltage 2
n.c.	3	not connected
TADJ	4	tuner AGC takeover adjust (TOP)
T _{PLL}	5	PLL loop filter
C _{SAGC}	6	SIF AGC capacitor
n.c.	7	not connected
V _{o CVBS}	8	CVBS output signal voltage
n.c.	9	not connected
V _{o AF1}	10	audio voltage frequency output 1
V _{o AF2}	11	audio voltage frequency output 2
C _{DEC2}	12	decoupling capacitor 2
C _{DEC1}	13	decoupling capacitor 1
V _{i FM2}	14	sound intercarrier input voltage 2
V _{i FM1}	15	sound intercarrier input voltage 1
TAGC	16	tuner AGC output
V _{o QSS}	17	single reference QSS output voltage
$V_{o(vid)}$	18	composite video output voltage
$V_{i(vid)}$	19	video buffer input voltage
AFC	20	AFC output
VCO1	21	VCO1 reference circuit for 2f _{PC}
VCO2	22	VCO2 reference circuit for 2f _{PC}
C _{ref}	23	½V _P reference capacitor
GND	24	ground
C _{VAGC}	25	VIF AGC capacitor
V _P	26	supply voltage
V _{i SIF1}	27	SIF differential input signal voltage 1
V _{i SIF2}	28	SIF differential input signal voltage 2



VIF-PLL with QSS-IF and dual FM-PLL demodulator

TDA9813T

FUNCTIONAL DESCRIPTION

Vision IF amplifier

The vision IF amplifier consists of three AC-coupled differential amplifier stages. Each differential stage comprises a feedback network controlled by emitter degeneration.

Tuner and VIF AGC

The AGC capacitor voltage is transferred to an internal IF control signal, and is fed to the tuner AGC to generate the tuner AGC output current (open-collector output). The tuner AGC takeover point can be adjusted. This allows the tuner and the SWIF filter to be matched to achieve the optimum IF input level.

The AGC detector charges/discharges the AGC capacitor to the required voltage for setting of VIF and tuner gain in order to keep the video signal at a constant level. Therefore the sync level of the video signal is detected.

Frequency Phase Locked Loop (FPLL) detector

The VIF-amplifier output signal is fed into a frequency detector and into a phase detector via a limiting amplifier. During acquisition the frequency detector produces a DC current proportional to the frequency difference between the input and the VCO signal. After frequency lock-in the phase detector produces a DC current proportional to the phase difference between the VCO and the input signal. The DC current of either frequency detector or phase detector is converted into a DC voltage via the loop filter, which controls the VCO frequency.

VCO, travelling wave divider and AFC

The VCO operates with a resonance circuit (with L and C in parallel) at double the PC frequency. The VCO is controlled by two integrated variable capacitors. The control voltage required to tune the VCO from its free-running frequency to actually double the PC frequency is generated by the Frequency-Phase detector and fed via the loop filter to the first variable capacitor (FPLL). This control voltage is amplified and additionally converted into a current which represents the AFC output signal. At centre frequency the AFC output current is equal to zero.

The oscillator signal is divided-by-two with a Travelling Wave Divider (TWD) which generates two differential output signals with a 90 degree phase difference independent of the frequency.

Video demodulator and amplifier

The video demodulator is realized by a multiplier which is designed for low distortion and large bandwidth. The vision IF input signal is multiplied with the 'in phase' signal of the travelling wave divider output.

The demodulator output signal is fed via an integrated low-pass filter for attenuation of the carrier harmonics to the video amplifier. The video amplifier is realized by an operational amplifier with internal feedback and high bandwidth. A low-pass filter is integrated to achieve an attenuation of the carrier harmonics. The video output signal is 1 V (p-p) for nominal vision IF modulation.

Video buffer

For an easy adaption of the sound traps an operational amplifier with internal feedback is used. This amplifier is featured with a high bandwidth and 7 dB gain. The input impedance is adapted for operating in combination with ceramic sound traps. The output stage delivers a nominal 2 V (p-p) positive video signal. Noise clipping is provided.

SIF amplifier and AGC

The sound IF amplifier consists of two AC-coupled differential amplifier stages. Each differential stage comprises a controlled feedback network provided by emitter degeneration.

The SIF AGC detector is related to the SIF input signals (average level of FM carriers) and controls the SIF amplifier to provide a constant SIF signal to the single reference QSS mixer.

Single reference QSS mixer

The single reference QSS mixer is realized by a multiplier. The SIF amplifier output signal is fed to the single reference QSS mixer and converted to intercarrier frequency by the regenerated picture carrier (VCO). The mixer output signal is fed via a high-pass for attenuation of the video signal components to the output pin 17. With this system a high performance hi-fi stereo sound processing can be achieved.

VIF-PLL with QSS-IF and dual FM-PLL demodulator

TDA9813T

FM detectors

Each FM detector consists of a limiter, an FM-PLL and an AF amplifier. The limiter provides the amplification and limitation of the FM sound intercarrier signal before demodulation. The result is high sensitivity and AM suppression. The amplifier consists of 7 stages which are internally AC-coupled in order to minimize the DC offset and to save pins for DC decoupling.

The second limiter is extended with an additional level detector consisting of a rectifier and a comparator. By means of this the AF2 signal is set to mute and the PLL VCO is switched off, if the intercarrier signal at pin 14 is below 1 mV (RMS) in order to avoid false identification of a stereo decoder. Note that noise at pin 14 disables the mute state (at low SIF input signal), but this will not lead to false identification. This 'auto-mute' function can be disabled by connecting a 5.6 k Ω resistor from pin 14 to +V $_P$ (see Fig.11).

Furthermore the AF output signals can be muted by connecting a resistor between the limiter inputs pin 14 or pin 15 and ground.

The FM-PLL consists of an integrated relaxation oscillator, an integrated loop filter and a phase detector. The oscillator is locked to the FM intercarrier signal, output from the limiter. As a result of locking, the oscillator frequency tracks with the modulation of the input signal and the oscillator control voltage is superimposed by the AF voltage. The FM-PLL operates as an FM-demodulator.

The AF amplifier consists of two parts:

- The AF preamplifier for FM sound is an operational amplifier with internal feedback, high gain and high common mode rejection. The AF voltage from the PLL demodulator, by principle a small output signal, is amplified by approximately 33 dB. The low-pass characteristic of the amplifier reduces the harmonics of the intercarrier signal at the sound output terminal. An additional DC control circuit is implemented to keep the DC level constant, independent of process spread.
- The AF output amplifier (10 dB) provides the required output level by a rail-to-rail output stage. This amplifier makes use of an input selector for switching to FM or mute state, controlled by the mute switching voltage.

Internal voltage stabilizer and ½V_P-reference

The bandgap circuit internally generates a voltage of approximately 1.25 V, independent of supply voltage and temperature. A voltage regulator circuit, connected to this voltage, produces a constant voltage of 3.6 V which is used as an internal reference voltage.

For all audio output signals the constant reference voltage cannot be used because large output signals are required. Therefore these signals refer to half the supply voltage to achieve a symmetrical headroom, especially for the rail-to-rail output stage. For ripple and noise attenuation the $1/2 \, V_P$ voltage has to be filtered via a low-pass filter by using an external capacitor together with an integrated resistor (fg = 5 Hz). For a fast setting to $1/2 \, V_P$ an internal start-up circuit is added.

VIF-PLL with QSS-IF and dual FM-PLL demodulator

TDA9813T

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _P	supply voltage (pin 26)	maximum chip temperature of 125 °C; note 1	0	5.5	V
Vi	voltage at pins 1 to 7, 9 to 16, 19, 20 and 23 to 28		0	V _P	V
t _{s(max)}	maximum short-circuit time		_	10	S
V ₁₉	tuner AGC output voltage		0	13.2	V
T _{stg}	storage temperature		-25	+150	°C
T _{amb}	operating ambient temperature		-20	+70	°C
V _{es}	electrostatic handling voltage	note 2	-300	+300	V

Notes

- 1. $I_P = 125$ mA; $T_{amb} = 70$ °C; $R_{th\ j-a} = 80$ K/W.
- 2. Machine model class B.

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
R _{th j-a}	thermal resistance from junction to ambient in free air	80	K/W

VIF-PLL with QSS-IF and dual FM-PLL demodulator

TDA9813T

CHARACTERISTICS

 $V_P = 5 \text{ V}$; $T_{amb} = 25 \,^{\circ}\text{C}$; see Table 1 for input frequencies and level; input level $V_{i \, \text{IF 1, 2}} = 10 \,^{\circ}\text{MV}$ RMS value (sync-level); video modulation DSB; residual carrier: 10%; video signal in accordance with "CCIR, line 17"; measurements taken in Fig.11; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply (pin 26	5)			1	1	-
V _P	supply voltage	note 1	4.5	5	5.5	V
I _P	supply current		93	109	125	mA
Vision IF ampl	lifier (pins 1 and 2)			•	•	•
V _{i VIF(rms)}	input signal voltage sensitivity (RMS value)	B/G standard; -1 dB video at output	_	60	100	μV
V _{i max(rms)}	maximum input signal voltage (RMS value)	B/G standard; +1 dB video at output	120	200	_	mV
$\Delta V_{\text{o(int)}}$	internal IF amplitude difference between picture and sound carrier	within AGC range; B/G standard; Δf = 5.5 MHz	_	0.7	1	dB
G _{IFcr}	IF gain control range	see Fig.3	65	70	_	dB
R _{i(diff)}	differential input resistance	note 2	1.7	2.2	2.7	kΩ
C _{i(diff)}	differential input capacitance		1.2	1.7	2.5	pF
V _{1, 2}	DC input voltage		_	3.4	_	V
True synchron	nous video demodulator; note	3				
f _{VCO(max)}	maximum oscillator frequency for carrier regeneration	$f = 2f_{PC}$	125	130	_	MHz
$\Delta f_{osc}/\Delta T$	oscillator drift as a function of temperature	oscillator is free-running; I _{AFC} = 0; note 4	_	_	±20	ppm/K
V _{0 ref(rms)}	oscillator voltage swing at pins 21 and 22 (RMS value)	B/G standard	70	100	130	mV
f _{pcCR}	picture carrier capture frequency range	B/G standard	±1.5	±2.0	_	MHz
t _{acq}	acquisition time	BL = 180 kHz; note 5	_	_	30	ms
V _i VIF(rms)	VIF input signal voltage sensitivity for PLL to be locked (RMS value; pins 1 and 2)	maximum IF gain; note 6	-	30	70	μV
I _{FPLL(offset)}	FPLL offset current at pin 5	note 7	_	_	±4.5	μΑ

TDA9813T

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Composite vic	leo amplifier (pin 18; sound ca	nrrier off)			-1	!
Vo video(p-p)	output signal voltage (peak-to-peak value)	see Fig.8	0.88	1.0	1.12	V
V _{18(sync)}	sync voltage level	B/G standard	_	1.5	-	V
V _{18(clu)}	upper video clipping voltage level		V _P – 1.1	V _P – 1	_	V
V _{18(cll)}	lower video clipping voltage level		_	0.3	0.4	V
R _{o,18}	output resistance	note 2	_	_	10	Ω
I _{int 18}	internal DC bias current for emitter-follower		2.2	3.0	_	mA
I _{18 max(sink)}	maximum AC and DC output sink current		1.6	_	_	mA
I _{18 max(source)}	maximum AC and DC output source current		2.9	_	_	mA
B ₋₁	-1 dB video bandwidth	B/G standard; $C_L < 50$ pF; $R_L > 1$ kΩ; AC load	5	6	_	MHz
B ₋₃	-3 dB video bandwidth	B/G standard; $C_L < 50$ pF; $R_L > 1$ k Ω ; AC load	7	8	_	MHz
α_{H}	suppression of video signal harmonics	$C_L < 50 \text{ pF}; R_L > 1 \text{ k}\Omega;$ AC load; note 8a	35	40	_	dB
PSRR	power supply ripple rejection at pin 18	video signal; grey level; see Fig.9; B/G standard	32	35	_	dB
CVBS buffer a	mplifier (only) and noise clipp	er (pins 8 and 19)				
R _{i,19}	input resistance	note 2	2.6	3.3	4.0	kΩ
C _{i,19}	input capacitance	note 2	1.4	2	3.0	pF
V _{I,19}	DC input voltage		1.4	1.7	2.0	V
G _v	voltage gain	B/G standard; note 9	6.5	7	7.5	dB
V _{8(clu)}	upper video clipping voltage level		3.9	4.0	_	V
V _{8(cll)}	lower video clipping voltage level		_	1.0	1.1	V
R _{o,8}	output resistance	note 2	_	_	10	Ω
I _{int 8}	DC internal bias current for emitter-follower		2.0	2.5	_	mA
I _{o,8 max(sink)}	maximum AC and DC output sink current		1.4	_	_	mA
I _{o,8 max(source)}	maximum AC and DC output source current		2.4	_	_	mA
B ₋₁	-1 dB video bandwidth	B/G standard; $C_L < 20 \text{ pF}$; $R_L > 1 \text{ k}\Omega$; AC load	8.4	11	_	MHz
B ₋₃	-3 dB video bandwidth	B/G standard; $C_L < 20 \text{ pF}$; $R_L > 1 \text{ k}\Omega$; AC load	11	14	_	MHz

TDA9813T

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Measurements	from IF input to CVBS outpu	t (pin 8; 330 Ω between pin	s 18 and	19, sound	d carrier o	off)
V _{o CVBS(p-p)}	CVBS output signal voltage on pin 10 (peak-to-peak value)	note 9	1.7	2.0	2.3	V
V _{o CVBS(sync)}	sync voltage level	B/G standard	_	1.35	_	V
ΔV_{o}	deviation of CVBS output	50 dB gain control	_	_	0.5	dB
	signal voltage	30 dB gain control	_	_	0.1	dB
$\Delta V_{o(blBG)}$	black level tilt in B/G standard	gain variation; note 10	_	_	1	%
G _{diff}	differential gain	"CCIR, line 330"	_	2	5	%
Φdiff	differential phase	"CCIR, line 330"	_	1	2	deg
B ₋₁	-1 dB video bandwidth	B/G standard; $C_L < 20$ pF; $R_L > 1$ k Ω ; AC load	5	6	_	MHz
B ₋₃	-3 dB video bandwidth	B/G standard; $C_L < 20$ pF; $R_L > 1$ k Ω ; AC load	7	8	_	MHz
S/N (W)	weighted signal-to-noise ratio	see Fig.5 and note 11	56	60	_	dB
S/N	unweighted signal-to-noise ratio	see Fig.5 and note 11	49	53	_	dB
IMα _{1.1}	intermodulation attenuation at 'blue'	f = 1.1 MHz; see Fig.6 and note 12	58	64	_	dB
	intermodulation attenuation at 'yellow'	f = 1.1 MHz; see Fig.6 and note 12	60	66	_	dB
ΙΜα _{3.3}	intermodulation attenuation at 'blue'	f = 3.3 MHz; see Fig.6 and note 12	58	64	_	dB
	intermodulation attenuation at 'yellow'	f = 3.3 MHz; see Fig.6 and note 12	59	65	_	dB
$\alpha_{c(rms)}$	residual vision carrier (RMS value)	fundamental wave and harmonics; B/G standard	_	2	5	mV
$\alpha_{H(sup)}$	suppression of video signal harmonics	note 8a	35	40	_	dB
α _{H(spur)}	spurious elements	note 8b	40	_	_	dB
PSRR	power supply ripple rejection at pin 8	video signal; grey level; see Fig.9; B/G standard	25	28	_	dB
VIF-AGC detec	ctor (pin 25)					
I ₂₅	charging current	B/G standard; note 10	0.75	1	1.25	mA
	discharging current	B/G standard	15	20	25	μΑ
t _{resp}	AGC response to an increasing VIF step	B/G standard; note 13	_	0.05	0.1	ms/dB
	AGC response to a decreasing VIF step	B/G standard	_	2.2	3.5	ms/dB
	-	·	-	-	-	

VIF-PLL with QSS-IF and dual FM-PLL demodulator

TDA9813T

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Tuner AGC (pi	n 16)		!	!		·!
V _{i(rms)}	IF input signal voltage for minimum starting point of tuner takeover (RMS value)	input at pins 1 and 2; $R_{TOP} = 22 \; k\Omega; \; I_{16} = 0.4 \; mA$	_	2	5	mV
	IF input signal voltage for maximum starting point of tuner takeover (RMS value)	input at pins 1 and 2; $R_{TOP} = 0 \ \Omega; I_{16} = 0.4 \ mA$	50	100	5	mV
$V_{o,16}$	permissible output voltage	from external source; note 2	_	_	13.2	V
V _{sat,16}	saturation voltage	I ₁₆ = 1.5 mA	_	_	0.2	V
$\Delta V_{TOP,16}/\Delta T$	variation of takeover point by temperature	I ₁₆ = 0.4 mA	_	0.03	0.07	dB/K
I _{16(sink)}	sink current	see Fig.3 no tuner gain reduction; V ₁₆ = 13.2 V	_	-	5	μΑ
		maximum tuner gain reduction	1.5	2	2.6	mA
ΔG_IF	IF slip by automatic gain control	tuner gain current from 20 to 80%	_	6	8	dB
AFC circuit (pi	n 20) ; see Fig.7 and note 14		•			
S	control steepness Δl ₂₃ /Δf	note 15	0.5	0.72	1.0	μΑ/kHz
$\Delta f_{IF}/\Delta T$	frequency variation by temperature	I _{AFC} = 0; note 4	_	_	±20	ppm/K
V _{o,20}	output voltage upper limit	see Fig.7	$V_P - 0.6$	$V_{P} - 0.3$	_	V
	output voltage lower limit	see Fig.7	_	0.3	0.6	V
I _{o,20(source)}	output source current		150	200	250	μΑ
I _{o,20(sink)}	output sink current		150	200	250	μΑ
$\Delta I_{20(p-p)}$	residual video modulation current (peak-to-peak value)	B/G standard	_	20	30	μΑ
Sound IF ampl	ifier (pins 27 and 28)					
V _{i SIF(rms)}	input signal voltage sensitivity (RMS value)	-3 dB at intercarrier output pin 17	_	30	70	μV
V _{i max(rms)}	maximum input signal voltage (RMS value)	+1 dB at intercarrier output pin 17	50	70	_	mV
G _{SIF}	SIF gain control range	see Fig.4	60	67	_	dB
R _{i(diff)}	differential input resistance	note 2	1.7	2.2	2.7	kΩ
$C_{i(diff)}$	differential input capacitance	note 2	1.2	1.7	2.5	pF
V _{27/28}	DC input voltage		_	3.4	_	V
$\alpha_{\text{SIF/VIF}}$	crosstalk attenuation between SIF and VIF input	between pins 1 and 2 and pins 27 and 28; note 16	50	_	_	dB

VIF-PLL with QSS-IF and dual FM-PLL demodulator

TDA9813T

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
SIF-AGC detec	ctor (pin 6)			•	•	•
I ₆	charging current		8	12	16	μΑ
	discharging current		8	12	16	μΑ
Single referen	ce QSS intercarrier mixer (B/G	standard; pin 17)				
V _{o(rms)}	IF intercarrier level (RMS value)	SC ₁ ; sound carrier 2 off	75	100	125	mV
B ₋₃	-3 dB intercarrier bandwidth	upper limit	7.5	9	-	MHz
$\alpha_{c(rms)}$	residual sound carrier (RMS value)	fundamental wave and harmonics	_	2	_	mV
R _{o,17}	output resistance	note 2	_	_	25	Ω
V _{O,17}	DC output voltage		_	2.0	_	V
I _{int 17}	DC internal bias current for emitter-follower		1.5	1.9	_	mA
I _{17 max(sink)}	maximum AC and DC output sink current		1.1	1.5	_	mA
I _{17 max(source)}	maximum AC and DC output source current		3.0	3.5	_	mA
Limiter amplifi	ier 1 (pin 15); note 17		·	•		•
V _{i FM(rms)}	input signal voltage for lock-in (RMS value)		_	_	100	μV
V _i FM(rms)	input signal voltage (RMS value)	$\left(\frac{S+N}{N}\right) = 40 \text{ dB}$	-	300	400	μV
	allowed input signal voltage (RMS value)		200	_	_	mV
R _{i,15}	input resistance	note 2	480	600	720	Ω
V _{I,15}	DC input voltage		_	2.8	_	V
Limiter amplifi	ier 2 (pin 14); note 17					
V _{i FM(rms)}	input signal voltage for lock-in (RMS value)		_	_	100	μV
Vi FM(rms)	input signal voltage (RMS value)	$\left(\frac{S+N}{N}\right)$ = 40 dB PLL1 has to be in locked mode; auto mute off	_	300	400	μV
	allowed input signal voltage (RMS value)		200	_	_	mV
	input signal voltage for no auto mute; PLL enabled (RMS value)		0.7	1	1.5	mV
HYS ₁₄	hysteresis of level detector for auto mute		-3	-6	-8	dB
R _{i,14}	input resistance	note 2	480	600	720	Ω
V _{I,14}	DC input voltage		_	2.0	_	V

TDA9813T

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
FM-PLL detect	ors		,			
f _{i FM(catch)}	catching range of PLL	upper limit	7.0	_	_	MHz
, ,		lower limit	_	_	4.0	MHz
f _{i FM(hold)}	holding range of PLL	upper limit	9.0	-	_	MHz
		lower limit	_	-	3.5	MHz
t _{acq}	acquisition time		_	_	4	μs
FM operation (B/G standard; pins 10 and 11)	; notes 17 and 17a				
V _o AF10,11(rms)	AF output signal voltage (RMS value)	27 kHz (54% FM deviation); see Fig.11 and note 18				
		$R_x = R_y = 470 \Omega$	200	250	300	mV
		$R_x = R_y = 0 \Omega$	400	500	600	mV
V _{o AF10,11(cl)}	AF output clipping signal voltage level	THD <1.5%	1.3	1.4	_	V
Δf_{AF}	frequency deviation	THD <1.5%; note 18	_	_	53	kHz
$\Delta V_o/\Delta T$	temperature drift of AF output signal voltage		_	3 × 10 ⁻³	7×10^{-3}	dB/K
V _{12,13}	DC voltage at decoupling capacitor	voltage dependent on VCO frequency; note 19	1.2	_	3.0	V
R _{10,11}	output resistance	note 2	_	_	100	Ω
V _{10,11}	DC output voltage	tracked with supply voltage	_	$\frac{1}{2}V_{P}$	_	V
I _{10,11 max(sink)}	maximum AC and DC output sink current		_	_	1.1	mA
I _{10,11 max(source)}	maximum AC and DC output source current		_	_	1.1	mA
B ₋₃	-3 dB video bandwidth		100	125	_	kHz
THD	total harmonic distortion		_	0.15	0.5	%
S/N (W)	weighted signal-to-noise ratio	FM-PLL only; with 50 μs de-emphasis; 27 kHz (54% FM deviation); "CCIR 468-4"	55	60	_	dB
$\alpha_{c(rms)}$	residual sound carrier (RMS value)	fundamental wave and harmonics	_	_	75	mV
α_{AM}	AM suppression	50 μs de-emphasis; AM: f = 1 kHz; m = 0.3 refer to 27 kHz (54% FM deviation)	46	50	_	dB
α _{10,11}	mute attenuation of AF signals	B/G standard	70	80	_	dB
ΔV _{10,11}	DC jump voltage of AF output terminals for switching AF output to mute state and vice versa	FM-PLLs in lock mode; note 20	_	±50	±150	mV
PSRR	power supply ripple rejection at pins 10 and 11	$R_x = R_y = 470 \Omega;$ see Figs 9 and 11	26	30	_	dB

1995 Oct 03

VIF-PLL with QSS-IF and dual FM-PLL demodulator

TDA9813T

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Single referen	ce QSS AF performance for	FM operation (B/G standard)	; notes 21	, 22 and 2	23; see Ta	ole 1
S/N (W)	weighted signal-to-noise ratio (SC ₁ /SC ₂)	PC/SC ₁ ratio at pins 1 and 2; 27 kHz (54% FM deviation); "CCIR 468-4"	40	_	_	dB
		black picture	53/48	58/55	_	dB
		white picture	52/46	55/52	_	dB
		6 kHz sine wave (black to white modulation)	44/42	48/46	_	dB
		250 kHz square wave (black to white modulation)	35/25	41/30	_	dB
		sound carrier subharmonics; f = 2.75 MHz ±3 kHz	45/44	51/50	_	dB
		sound carrier subharmonics; f = 2.87 MHz ±3 kHz	46/45	52/51	_	dB

Notes to the characteristics

- 1. Values of video and sound parameters are decreased at $V_P = 4.5 \text{ V}$.
- 2. This parameter is not tested during production and is only given as application information for designing the television receiver.
- 3. Loop bandwidth BL = 180 kHz (natural frequency f_n = 15 kHz; damping factor d \approx 5; calculated with sync level within gain control range). Resonance circuit of VCO: $Q_0 > 50$; $C_{ext} = 8.2$ pF ± 0.25 pF; $C_{int} \approx 8.5$ pF (loop voltage approximately 2.7 V).
- 4. Temperature coefficient of external LC-circuit is equal to zero.
- 5. $V_{i \, IF} = 10 \, \text{mV}$ (RMS); $\Delta f = 1 \, \text{MHz}$ (VCO frequency offset related to picture carrier frequency); white picture video modulation.
- 6. Vile signal for nominal video signal.
- 7. Offset current measured between pin 5 and half of supply voltage ($V_P = 2.5 \text{ V}$) under the following conditions: no input signal at VIF input (pins 1 and 2) and VIF amplifier gain at minimum ($V_{25} = V_P$).
- 8. Measurements taken with SAW filter G3962 (sound carrier suppression: 40 dB); loop bandwidth BL = 180 kHz:
 - a) Modulation VSB; sound carrier **off**; f_{video} > 0.5 MHz.
 - b) Ssound carrier **on**; SIF SAW filter L9453; f_{video} = 10 kHz to 10 MHz.
- 9. The 7 dB buffer gain accounts for 1 dB loss in the sound trap. Buffer output signal is typical 2 V (p-p), in event of CVBS video amplifier output typical 1 V (p-p). If no sound trap is applied a 330 Ω resistor must be connected from output to input (from pin 18 to pin 19).
- 10. The leakage current of the AGC capacitor should not exceed 1 μA. Larger currents will increase the tilt.
- 11. S/N is the ratio of black-to-white amplitude to the black level noise voltage (RMS value, pin 8). B = 5 MHz weighted in accordance with "CCIR 567".

1995 Oct 03

VIF-PLL with QSS-IF and dual FM-PLL demodulator

TDA9813T

12. The intermodulation figures are defined:

$$\begin{split} \alpha_{1.1} &= 20 \, \text{log} \bigg(\frac{\text{V}_0 \, \text{at 4.4 MHz}}{\text{V}_0 \, \text{at 1.1 MHz}} \bigg) + 3.6 \text{dB}; \, \alpha_{1.1} \, \text{value at 1.1 MHz referenced to black/white signal}; \\ \alpha_{3.3} &= 20 \, \text{log} \bigg(\frac{\text{V}_0 \, \text{at 4.4 MHz}}{\text{V}_0 \, \text{at 3.3 MHz}} \bigg); \, \alpha_{3.3} \, \text{value at 3.3 MHz referenced to colour carrier.} \end{split}$$


- 13. Response speed valid for a VIF input level range of 200 μ V up to 70 mV.
- 14. To match the AFC output signal to different tuning systems a current source output is provided. The test circuit is given in Fig.7. The AFC-steepness can be changed by the resistors at pin 20.
- 15. Depending on the ratio $\Delta C/C_0$ of the LC resonant circuit of VCO ($Q_0 > 50$; see note 3; $C_0 = C_{int} + C_{ext}$).
- 16. Source impedance: 2.3 k Ω in parallel to 12 pF (SAW filter); f_{IF} = 38.9 MHz.
- 17. Input level for second IF from an external generator with 50 Ω source impedance. AC-coupled with 10 nF capacitor, f_{mod} = 1 kHz, 27 kHz (54% FM deviation) of audio references. A VIF/SIF input signal is not permitted. Pins 6 and 25 have to be connected to positive supply voltage for minimum IF gain. S/N and THD measurements are taken at 50 μ s de-emphasis. The not tested FM-PLL has to be locked to an unmodulated carrier.
 - a) Second IF input level 10 mV (RMS).
- 18. Measured with an FM deviation of 27 kHz the typical AF output signal is 500 mV RMS ($R_x = R_y = 0~\Omega$; see Fig.11). By using $R_x = R_y = 470~\Omega$ the AF output signal is attenuated by 6 dB (250 mV RMS) and adapted to the stereo decoder family TDA9840. For handling an FM deviation of more than 53 kHz the AF output signal has to be reduced by using R_x and R_y in order to avoid clipping (THD < 1.5%). For an FM deviation up to 100 kHz an attenuation of 6 dB is recommended with $R_x = R_y = 470~\Omega$.
- 19. The leakage current of the decoupling capacitor (2.2 μ F) should not exceed 1 μ A.
- 20. In the event of activated auto mute state the second FM-PLL oscillator is switched off, if the input signal at pin 14 is missing or too weak (see Fig.11). In the event of switching the second FM-PLL oscillator on by the auto mute stage an increased DC jump is the consequence. Note, that noise at pin 14 disables the mute state (at low SIF input signal), but this will not lead to false identification of the used stereo decoder family TDA9840.
- 21. For all S/N measurements the used vision IF modulator has to meet the following specifications:
 - a) Incidental phase modulation for black-to-white jump less than 0.5 degrees.
 - b) QSS AF performance, measured with the television-demodulator AMF2 (audio output, weighted S/N ratio) better than 60 dB (deviation 27 kHz) for 6 kHz sinewave black-to-white video modulation.
 - c) Picture-to-sound carrier ratio; $PC/SC_1 = 13 dB$; (transmitter).
- 22. Measurements taken with SAW filter G3962 (Siemens) for vision IF (suppressed sound carrier) and G9350 (Siemens) for sound IF (suppressed picture carrier). Input level V_{i SIF} = 10 mV (RMS), 27 kHz (54% FM deviation).
- 23. The PC/SC ratio at pins 1 and 2 is calculated as the addition of TV transmitter PC/SC ratio and SAW filter PC/SC ratio. This PC/SC ratio is necessary to achieve the S/N(W) values as noted. A different PC/SC ratio will change these values.


Table 1 Input frequencies and carrier ratios

DESCRIPTION	SYMBOL	B/G STANDARD	UNIT
Picture carrier	f _{PC}	38.9	MHz
Sound carrier	f _{SC1}	33.4	MHz
	f _{SC2}	33.158	MHz
Picture-to-sound carrier ratio	SC ₁	13	dB
	SC ₂	20	dB

VIF-PLL with QSS-IF and dual FM-PLL demodulator

TDA9813T





VIF-PLL with QSS-IF and dual FM-PLL demodulator

TDA9813T








Fig.5 Typical signal-to-noise ratio as a function of IF input voltage.






TDA9813T





TDA9813T


INTERNAL PIN CONFIGURATION




1995 Oct 03

TDA9813T

TEST AND APPLICATION INFORMATION



TDA9813T




TDA9813T

PACKAGE OUTLINE

SO28: plastic small outline package; 28 leads; body width 7.5 mm

SOT136-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	z ⁽¹⁾	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	18.1 17.7	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.71 0.69	0.30 0.29	0.050	0.42 0.39	0.055	0.043 0.016		0.01	0.01	0.004	0.035 0.016	0°

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT136-1	075E06	MS-013AE			91-08-13 95-01-24

VIF-PLL with QSS-IF and dual FM-PLL demodulator

TDA9813T

SOLDERING

Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "IC Package Databook" (order code 9398 652 90011).

Reflow soldering

Reflow soldering techniques are suitable for all SO packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

Wave soldering

Wave soldering techniques can be used for all SO packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream end.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

Repairing soldered joints

Fix the component by first soldering two diagonally-opposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

VIF-PLL with QSS-IF and dual FM-PLL demodulator

TDA9813T

DEFINITIONS

Data sheet status					
Objective specification	This data sheet contains target or goal specifications for product development.				
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.				
Product specification	This data sheet contains final product specifications.				
Limiting values					
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification					

Application information

Where application information is given, it is advisory and does not form part of the specification.

is not implied. Exposure to limiting values for extended periods may affect device reliability.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

TDA9813T

NOTES

TDA9813T

NOTES

TDA9813T

NOTES

Philips Semiconductors – a worldwide company

Argentina: IEROD, Av. Juramento 1992 - 14.b, (1428) BUENOS AIRES, Tel. (541)786 7633, Fax. (541)786 9367

Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. (02)805 4455, Fax. (02)805 4466

Austria: Triester Str. 64, A-1101 WIEN, P.O. Box 213,

Tel. (01)60 101-1236, Fax. (01)60 101-1211

Belgium: Postbus 90050, 5600 PB EINDHOVEN, The Netherlands, Tel. (31)40-2783749, Fax. (31)40-2788399

Brazil: Rua do Rocio 220 - 5th floor, Suite 51, CEP: 04552-903-SÃO PAULO-SP, Brazil. P.O. Box 7383 (01064-970),

Tel. (011)821-2333, Fax. (011)829-1849 Canada: PHILIPS SEMICONDUCTORS/COMPONENTS:

Tel. (800) 234-7381, Fax. (708) 296-8556 Chile: Av. Santa Maria 0760, SANTIAGO,

Tel. (02)773 816, Fax. (02)777 6730 China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG Tel. (852)2319 7888, Fax. (852)2319 7700

Colombia: IPRELENSO LTDA, Carrera 21 No. 56-17 77621 BOGOTA, Tel. (571)249 7624/(571)217 4609, Fax. (571)217 4549

Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. (032)88 2636, Fax. (031)57 1949

Finland: Sinikalliontie 3, FIN-02630 ESPOO Tel. (358)0-615 800, Fax. (358)0-61580 920

France: 4 Rue du Port-aux-Vins, BP317, 92156 SURESNES Cedex

Tel. (01)4099 6161, Fax. (01)4099 6427

Germany: P.O. Box 10 63 23, 20043 HAMBURG, Tel. (040)3296-0, Fax. (040)3296 213.

Greece: No. 15, 25th March Street, GR 17778 TAVROS Tel. (01)4894 339/4894 911, Fax. (01)4814 240

India: Philips INDIA Ltd, Shivsagar Estate, A Block, Dr. Annie Besant Rd. Worli, Bombay 400 018 Tel. (022)4938 541, Fax. (022)4938 722

Indonesia: Philips House, Jalan H.R. Rasuna Said Kav. 3-4,
 P.O. Box 4252, JAKARTA 12950,
 Tel. (021)5201 122, Fax. (021)5205 189

Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. (01)7640 000, Fax. (01)7640 200

Italy: PHILIPS SEMICONDUCTORS S.r.I.. Piazza IV Novembre 3, 20124 MILANO Tel. (0039)2 6752 2531, Fax. (0039)2 6752 2557

Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108, Tel. (03)3740 5130, Fax. (03)3740 5077

Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. (02)709-1412, Fax. (02)709-1415

Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. (03)750 5214, Fax. (03)757 4880

Mexico: 5900 Gateway East, Suite 200, EL PASO, TX 79905, Tel. 9-5(800)234-7381, Fax. (708)296-8556

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Tel. (040)2783749, Fax. (040)2788399

New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. (09)849-4160, Fax. (09)849-7811

Norway: Box 1, Manglerud 0612, OSLO Tel. (022)74 8000, Fax. (022)74 8341 Pakistan: Philips Electrical Industries of Pakistan Ltd., Exchange Bldg. ST-2/A, Block 9, KDA Scheme 5, Clifton, KARACHI 75600, Tel. (021)587 4641-49, Fax. (021)577035/5874546

Philippines: PHILIPS SEMICONDUCTORS PHILIPPINES Inc, 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. (63) 2 816 6380, Fax. (63) 2 817 3474

Portugal: PHILIPS PORTUGUESA, S.A.

Rua dr. António Loureiro Borges 5, Arquiparque - Miraflores, Apartado 300, 2795 LINDA-A-VELHA, Tel. (01)4163160/4163333, Fax. (01)4163174/4163366

Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. (65)350 2000, Fax. (65)251 6500

South Africa: S.A. PHILIPS Pty Ltd. 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 7430, Johannesburg 2000, Tel. (011)470-5911, Fax. (011)470-5494

Spain: Balmes 22, 08007 BARCELONA, Tel. (03)301 6312, Fax. (03)301 42 43

Sweden: Kottbygatan 7, Akalla. S-164 85 STOCKHOLM, Tel. (0)8-632 2000, Fax. (0)8-632 2745

Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Tel. (01)488 2211, Fax. (01)481 77 30

Taiwan: PHILIPS TAIWAN Ltd., 23-30F, 66, Chung Hsiao West Road, Sec. 1. Taipeh, Taiwan ROC, P.O. Box 22978, TAIPEI 100, Tel. (886) 2 382 4443, Fax. (886) 2 382 4444

Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd., 209/2 Sanpavuth-Bangna Road Prakanong, Bangkok 10260, THAILAND,

Tel. (66) 2 745-4090, Fax. (66) 2 398-0793

Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL, Tel. (0212)279 27 70, Fax. (0212)282 67 07

United Kingdom: Philips Semiconductors LTD., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. (0181)730-5000, Fax. (0181)754-8421

United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. (800)234-7381, Fax. (708)296-8556

Uruguay: Coronel Mora 433, MONTEVIDEO, Tel. (02)70-4044, Fax. (02)92 0601

Internet: http://www.semiconductors.philips.com/ps/

For all other countries apply to: Philips Semiconductors, International Marketing and Sales, Building BE-p, P.O. Box 218. 5600 MD EINDHOVEN, The Netherlands, Telex 35000 phtcnl, Fax. +31-40-2724825

SCD44 © Philips Electronics N.V. 1995

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

533061/1500/01/pp28 Document order number: Date of release: 1995 Oct 03 9397 750 00339



