INTEGRATED CIRCUITS



Preliminary specification Supersedes data of 1995 Aug 01 File under Integrated Circuits, IC02 1996 Jun 17



Preliminary specification

YUV picture improvement processor based on histogram modification and blue stretch

TDA9171

FEATURES

- Picture content dependent non-linear Y and U,V processing by luminance histogram analysis
- TV standard independent
- Incredible blue stretch
- Optional YC-processing.

GENERAL DESCRIPTION

The TDA9171 is a transparent analog video processor with YUV input and output interfaces.

The luminance transfer is controlled in a non-linear way by the distribution, in 5 discrete histogram sections, of the luminance values measured in a picture. As a result, the contrast ratio of the most important parts of the scene will be improved.

So as to maintain a proper colour reproduction the saturation of the -U and -V colour difference signals are also controlled as a function of the actual non-linearity in the luminance channel.

Optionally, the YUV blue stretch circuitry can be activated which offsets colours near white towards blue.

The supply voltage is 8 V.

The device is contained in a 20 lead dual in-line package.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{CC}	supply voltage	7.2	_	8.8	V

ORDERING INFORMATION

TYPE		PACKAGE				
NUMBER	NAME	DESCRIPTION VERSION				
TDA9171	DIP20	plastic dual in-line package; 20 leads; (300 mil); no heat spreader	SOT146-1			

YUV picture improvement processor based on histogram modification and blue stretch

BLOCK DIAGRAM



YUV picture improvement processor based on histogram modification and blue stretch

PINNING

SYMBOL	PIN	DESCRIPTION
BLG	1	blue stretch gain input
UIN	2	U colour difference input –UIN
VIN	3	V colour difference input –VIN
NLC	4	non-linear gain control input
SC	5	sandcastle input
AMPSEL	6	amplitude select input
YIN	7	luminance input
TAUHM	8	time constant histogram input
HM1	9	histogram segment memory 1 input
HM2	10	histogram segment memory 2 input
HM3	11	histogram segment memory 3 input
HM4	12	histogram segment memory 4 input
HM5	13	histogram segment memory 5 input
YOUT	14	luminance output
V _{EE}	15	ground
V _{CC}	16	supply voltage
V _{ref}	17	reference voltage output
VOUT	18	colour difference output -VOUT
UOUT	19	colour difference output –UOUT
BLM	20	activation level blue stretch input



FUNCTIONAL DESCRIPTION

Input selection and amplification

The dynamic range of the luminance input amplifier is 0.3 or 1 V (excluding sync) typically, depending on the logic level at pin AMPSEL (pin 6). Amplitudes which extend the corresponding specified range will be clipped smoothly, however, the sync is processed to the output transparently. The non-linear gain setting will have minimum effect.

Optionally, in the 1 V input mode, the Y output can be attenuated by a factor of 0.7 by means of an intermediate level at pin AMPSEL. This option is meant for correctly interfacing the combed CVBS signal to the video processor in a YC-application.

The input is clamped during the logic HIGH period of the CLP, defined by the sandcastle reference, and should be DC-decoupled with an external capacitor.

Histogram measurement

For the luminance signal the histogram distribution is measured in real-time over five segments (HM1 to HM5) in each field. During the period that the luminance is in one segment, a corresponding external capacitor HMx is loaded via a current source. At the end of the field five segment voltages are stored from the external capacitors into on-board memories. The external capacitors are discharged and the measurements are repeated.

Parts in the scene that do not contribute to the information in that scene should be omitted from the histogram measurement. No measurements are performed during the blanking period defined by the sandcastle.

The miscount detector disables measurements until it detects changing parts. Additionally, luminance values close to full scale (or white) do not contribute as well in order to maintain the absolute light output. This procedure is allowed because the eye is less sensitive to detail in white.

As the miscount detector shortens the effective measurement period and, because of spreads of internal and external components, the current source is controlled in a closed-loop to provide a constant value of the sum of the segment voltages. The dominant time constant of the closed-loop is external and can be tuned with an appropriate capacitor value at pin TAUHM (pin 8).

Processing of the measured histogram value

FIELD AVERAGING OF HISTOGRAM VALUES

With very rapid picture changes, also related to the field interlace, flicker might result. The histogram values are averaged at the field rate thus reducing the flicker effects. The time constant of the averaging process is adapted to the speed of the histogram changes.

ADAPTIVE WHITE-POINT STRETCHING

For dominant HM4 and HM5 voltages, or large white parts, the histogram conversion procedure makes a transfer with large gain in the white parts, however the amount of light coming out of the scene is considerably reduced. The white stretcher introduces additional overall gain for increased light production and, as a result, violates the principle of having a full scale reference.

STANDARD DEVIATION

For scenes, in which segments of the histogram distribution are very dominant with respect to the others, the non-linear amplification should be reduced in comparison to scenes with a flat histogram distribution. The standard deviation detector measures the spread of the histogram distribution in the segments HM1 to HM5 and modulates the user setting of the non-linear amplifier.

Non-linear amplifier

The stored segment voltages relative to their average value, averaged over two fields, determine the individual gain of each segment in such a way that continuity is guaranteed for the complete range. The maximum and minimum gain of each segment is limited. Apart from the adaptive white-point stretching the black and white references are not affected by the non-linear processing. The amount of linearity can be controlled externally by the NLC pin (Non Linearity Control).

Colour compensation

Non-linear luminance processing influences the colour reproduction, mainly the colour saturation. Therefore, the U and V signals are also processed for saturation compensation.

By convention –U and –V signals must be supplied to the TDA9171. The –U and –V input signals are clamped during the logic HIGH period of CLP, defined by the sandcastle reference. In YC-applications just one colour difference channel is required for processing the chroma signal. However, external decoupling capacitors should be applied to both inputs UIN and VIN. The external coupling capacitor value should be such that the burst period of the chroma signal is very softly clamped.

The processing is dependent on the amplitude and sign of the colour difference signals whenever the blue stretch circuitry is activated. Therefore, both the polarity and the nominal amplitude of the colour difference signals are relevant when using the blue stretch facility.

Blue stretch

The blue stretch circuit is intended to shift colours near white, with sufficient contrast values, towards more blue coloured white to give a brighter impression. The chromaticity shift is proportional to the excess of the contrast value of a white video signal with respect to a user adjustable minimum level, defined by a voltage at pin BLM. In this way blue shift in, for instance, human faces can be prevented. The global amount of blue shift is defined by the voltage level at pin BLG. The direction of shift in the colour triangle is fixed by hardware.

It should be noted that the colour shift is different with a wrong polarity of the colour difference signals. The preferred BLG and BLM settings will be related to the actual nominal amplitudes of the colour difference signals.

The blue stretch facility must be disabled in YC-applications by setting both BLG and BLM to ground.

TDA9171

TDA9171

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134); all voltages referenced to ground.

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V _{CC}	supply voltage	-0.5	+8.8	V
V _{I/O}	supply voltage at any other input or output	-0.5	V _{CC} + 0.5	V
T _{stg}	storage temperature	-55	+150	°C
T _{amb}	operating ambient temperature	-10	+70	°C

HANDLING

All pins are protected against ESD by means of internal clamping diodes. The protection circuit meets the following specification:

Human body model: C = 100 pF; R = 1.5 k Ω ; all pins >3000 V.

Machine model: C = 200 pF; R = 0 Ω ; all pins >300 V.

At an ambient temperature of 90 °C, all pins meet the following specification:

 $I_{trigger}$ > 100 mA or V_{pin} > 1.5 $V_{CC(max)}$

 $I_{trigger}\,{<}\,{-}100$ mA or $V_{pin}\,{<}\,{-}0.5$ $V_{CC(max)}$

Except for pins 4, 7, 8 and 17 at positive trigger currents:

Pin 4 (NLC): $I_{trigger} > 90$ mA or $V_{pin} > 1.5V_{CC(max)}$

Pin 7 (YIN): $I_{trigger} > 90\ mA$ or $V_{pin} > 1.5 V_{CC(max)}$

Pin 8 (TAUHM): $I_{trigger} > 90$ mA or $V_{pin} > 1.5V_{CC(max)}$

Pin 17 (V_{ref}): $I_{trigger} > 90$ mA or $V_{pin} > 1.5V_{CC(max)}$

QUALITY SPECIFICATION

In accordance with SNW-FQ-611 part E. The numbers of the quality specification can be found in the "Quality Reference Handbook". The handbook can be ordered using the code 9398 510 63011.

TDA9171

CHARACTERISTICS

 V_{CC} = 8 V; T_{amb} = 25 °C; unless otherwise specified.

PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
L	1	1	-1		1
supply voltage		7.2	_	8.8	V
supply current		_	35	-	mA
reference voltage		_	5.0	_	V
load current		-	_	1	mA
input and output selection			-	·	-
NPUT (PIN 7)					
input voltage (excluding sync)	V _{iAMPSEL} = low	_	0.3	0.45	V
	$V_{iAMPSEL}$ = middle or high	_	1.0	1.5	V
input voltage level during clamping		_	1.5	-	V
input bias current		_	_	0.1	μA
NPUT VOLTAGE RANGE SELECTION (PIN 6)	•		1		•
input voltage for lower range	V _{iAMPSEL} = low	_	_	0.5	V
input voltage for higher range	V _{iAMPSEL} = high	3.5	5.0	5.5	V
input voltage for higher range including 0.7 attenuation	V _{iAMPSEL} = middle	1.5	-	2.5	V
input bias current		_	_	15	μA
DUTPUT (PIN 14)					
output voltage (excluding sync)	V _{iAMPSEL} = low	_	0.3	-	V
	V _{iAMPSEL} = high	-	1.0	-	V
output voltage (including sync)	V _{iAMPSEL} = middle	_	1.0	_	V
output voltage level during clamping	V _{iAMPSEL} = low	-	2.8	_	V
	V _{iAMPSEL} = high	_	1.7	_	V
	V _{iAMPSEL} = middle	_	2.2	_	V
output voltage noise	with respect to peak white	_	-	-52	dB
bandwidth	minimum NLC gain	8	10	-	MHz
bandwidth non-linear processing		10	_	_	MHz
black level error	minimum NLC gain	_	_	1.0	%
nominal gain error	minimum NLC gain; V _{iAMPSEL} = low	_	-	7	%
	minimum NLC gain; V _{iAMPSEL} = middle or high	_	-	5	%
load capacitance	f _i = 5 MHz	_	_	25	pF
	supply voltage supply current reference voltage load current input and output selection NPUT (PIN 7) input voltage (excluding sync) input voltage level during clamping input voltage level during clamping input voltage level during clamping input voltage for lower range input voltage for lower range input voltage for higher range input voltage for higher range input voltage for higher range input voltage (excluding sync) output voltage (including sync) output voltage level during clamping output voltage noise bandwidth bandwidth bandwidth input voltage noise	supply voltage	supply voltage7.2supply current-reference voltage-load current-input and output selectionNPUT (PIN 7)input voltage (excluding sync) $V_{iAMPSEL} = low$ input voltage level during clampinginput voltage for lower range-input voltage for lower range $V_{iAMPSEL} = high$ input voltage for lower range $V_{iAMPSEL} = high$ input voltage for higher range $V_{iAMPSEL} = high$ input voltage for higher range $V_{iAMPSEL} = middle$ input voltage for higher range $V_{iAMPSEL} = high$ input voltage for higher range $V_{iAMPSEL} = high$ input voltage (excluding sync) $V_{iAMPSEL} = low$ output voltage (excluding sync) $V_{iAMPSEL} = high$ output voltage (including sync) $V_{iAMPSEL} = high$ output voltage level during clamping $V_{iAMPSEL} = low$ output voltage noisewith respect to peak whitebandwidthminimum NLC gainnominal gain errorminimum NLC gain; $V_{iAMPSEL} = low$	supply voltage7.2-supply current-35reference voltage-5.0load currentinput and output selectionNPUT (PIN 7)input voltage (excluding sync) $V_{iAMPSEL} = loW$ -0.3input voltage level during clamping-1.0input voltage level during clamping-1.5input voltage for lower range $V_{iAMPSEL} = loW$ input voltage for lower range $V_{iAMPSEL} = loW$ input voltage for higher range $V_{iAMPSEL} = high$ 3.55.0input voltage for higher range $V_{iAMPSEL} = middle$ 1.5-input voltage (excluding sync) $V_{iAMPSEL} = loW$ -0.3vutput voltage (including sync) $V_{iAMPSEL} = loW$ -0.3vutput voltage (including sync) $V_{iAMPSEL} = loW$ -0.3vutput voltage (including sync) $V_{iAMPSEL} = loW$ -1.0output voltage level during clamping $V_{iAMPSEL} = loW$ -2.2output voltage noisewith respect to peakvitam respect to peakbandwidthminimum NLC gain;black level errorminimum NLC gain;nominal gain errorminimum NLC gain;viAMPSEL = lowviAMPSEL = lowindicid hoor linear processing10-indicid hoor line	supply voltage7.2-8.8supply current-35-reference voltage-5.0-load current1input and output selectionNPUT (PIN 7)input voltage (excluding sync) $V_{iAMPSEL} = low$ -0.30.45ViAMPSEL = middle or high-1.5input voltage level during clamping-1.5input voltage for lower range $V_{iAMPSEL} = low$ 0.1input voltage for lower range $V_{iAMPSEL} = low$ 0.5input voltage for higher range $V_{iAMPSEL} = high$ 3.55.05.5input voltage for higher range $V_{iAMPSEL} = middle$ 1.5-2.5input voltage (including sync) $V_{iAMPSEL} = low$ -0.3-output voltage (including sync) $V_{iAMPSEL} = low$ -0.3-output voltage (including sync) $V_{iAMPSEL} = low$ -1.0-output voltage level during clamping $V_{iAMPSEL} = low$ -2.8-output voltage noise $V_{iAMPSEL} = low$ -2.8-output voltage noise $With$ respect to peak52bandwidthminimum NLC gain810-bandwidth non-linear processing10nominal gain errorminimum NLC gain; $V_{iAMPSEL} = middle or high-1.0minimum NLC gain;V_{iAMPSEL} = l$

TDA9171

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Histogram I	measurement		•	•	•	
HISTOGRAM	UPDATES AT HMX (PINS 9 TO 13)					
Q _{HMb}	segment bleeder accuracy		_	_	2	%
V _{HM(av)}	average voltage level for 5 segments		_	1.0	-	V
V _{HM(min)}	minimum segment voltage level		0	-	_	V
V _{HM(max)}	maximum segment voltage level		_	5.0	_	V
I _{HMbias}	input bias current		_	_	0.1	μA
TIME CONSTA	NT CONTROL TAUHM (PIN 8)		1		-	-
t _{thmr}	response speed	see Fig.3	_	-	-	
Q _{thms}	static error	see Fig.4	_	-	-	
I _{thm(bias)}	input bias current	-	_	-	0.1	μA
V _{thm(l)}	control voltage lower limit		_	1.0	_	V
V _{thm(h)}	control voltage upper limit		_	2.0	_	V
MISCOUNT D	ETECTION			•	•	
Q _{mc(d)}	miscount detection level		_	4	_	%
t _{d(mcp)}	miscount propagation delay	20% step	_	25	_	ns
t _{mcd(o)}	miscount detection on-time each event		-	0.36	-	μs
t _{mcY}	mismatch propagation delay and luminance delay		-	-	20	ns
Q _{mc(aW)}	miscount activation level at white	no miscount	_	90	_	%
Q _{mc(dW)}	miscount deactivation level at white	miscount	-	87	-	%
Processing	of measured histogram values				•	
WHITE POINT	STRETCH					
G _{WP}	maximum gain luminance for white stretch (HM pattern = 00113)	maximum NLC gain	-	1.1	-	
Non-linear a	amplifier		•			
NON-LINEAR	GAIN SET BY HMX (PINS 9 TO 13)					
Q _{nl(b)}	segment bleeder accuracy		_	_	3	%
G _{nlc(min)}	minimum gain segment (HM pattern = 31100)	maximum NLC gain	-	0.36	-	
G _{nlc(max)}	maximum gain segment (HM pattern = 31100)	maximum NLC gain	-	2.28	-	
NON-LINEAR	SETTING NLC (PIN 4)					
G _{nlc}	non-linear control curve	see Fig.5	_	_	-	
V _{iNLC(I)}	control voltage lower limit		-	0	-	V
V _{iNLC(h)}	control voltage upper limit		-	5.0	-	V
I _{iNLC(bias)}	input bias current		_	_	0.5	μA

TDA9171

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Colour diffe	erence processing		1		1	-1
	FERENCE INPUTS UIN AND VIN (PINS 2 AN	ID 3)				
V _{iU(p-p)}	input voltage (pin 2) (peak-to-peak value)		-	1.33	1.8	V
V _{iV(p-p)}	input voltage (pin 3) (peak-to-peak value)		-	1.05	1.8	V
I _{UV(bias)}	input bias current (pins 2 and 3)		-	_	0.1	μA
V _{iUV(cl)}	input voltage level during clamping		_	1.5	_	V
	FERENCE OUTPUTS UOUT AND VOUT (PI	ns 19 and 18)			•	•
V _{oU}	output voltage with respect to pin 2		150	_	_	%
V _{oV}	output voltage with respect to pin 3		150	_	_	%
V _{oUV(cl)}	output voltage level during clamping		-	2.3	-	V
E _{os(UV)}	offset error	minimum BLG and BLM; minimum NLC gain	-	-	1	%
G _{E(UV)}	gain error	minimum BLG and BLM; minimum NLC gain	-	-	10	%
G _{M(UV)}	gain mismatch	minimum BLG and BLM; minimum NLC gain	-	-	5	%
B _{UV}	bandwidth	minimum BLG and BLM; minimum NLC gain	10	-	-	MHz
Blue stretc	h		•		•	
CHROMATICI	TY SHIFT					
ΔV_{oU}	variation of U output voltage in white part of 100% colour bar	BLM = 4.06 V	-	-0.375	-	V
ΔV_{oV}	variation of V output voltage in white part of 100% colour bar	BLG = 3.25 V	-	0.150	-	V
BLUE STRET	CH ACTIVATION AREA (PIN 20)				•	
	minimum contrast level range	see Fig.6	_	_	_	
V _{iBLM(I)}	input control voltage lower limit		_	0	_	V
V _{iBLM(h)}	input control voltage upper limit		-	5.0	-	V
I _{BLM(bias)}	input bias current		-	_	0.5	μA
BLUE STRET	CH GAIN (PIN 1)					
G _{BLG}	blue stretch gain range	see Fig.7	-	_	-	
V _{iBLG(I)}	input voltage lower limit		-	0	-	V
V _{iBLG(h)}	input voltage upper limit		-	5.0	-	V
I _{BLG(bias)}	input bias current		-	_	0.5	μA

TDA9171

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Timing						-
SANDCASTLE	input (pin 5)					
V _{iSC}	input voltage detection level blanking	no clamp	1.0	1.25	1.5	V
		with clamp	3.5	3.8	4.2	V
t _{SC(sw)}	input sync width	for no vertical sync	-	-	15	μs
		for vertical sync	35	-	-	μs
CLP PULSE	WIDTH RESTORATION					
t _{CLP(diff)}	internal CLP pulse width difference		-	-30	-	%
Overall out	put performance		-			
TRANSPAREN	NT MODE (NO BLUE STRETCH; NO NON-LINE	AR GAIN)				
t _{d(YUV)}	delay from input to output of YUV signals	minimum BLG and BLM; minimum NLC gain	-	50	100	ns
t _{d(YUV)m}	matching of YUV delay	minimum BLG and BLM; minimum NLC gain	-	10	20	ns



 $R_{miscount}$ = ratio of effective histogram measuring time and active video in one field defined by the non-blanking periods of the sandcastle signal in one field.

Fig.3 Response speed of average histogram amplitude control loop as a function of C_{TAUHM} at both 50 and 60 Hz field rate ($R_{miscount} = 1$; $C_{HMx} = 10 \text{ nF}$).

YUV picture improvement processor based on histogram modification and blue stretch





YUV picture improvement processor based on histogram modification and blue stretch

MBE994 300 V Δνόυτ (mV) 0 Δυόυτ--300 -600 -900 L 1.25 2.05 2.85 3.65 4.45 5.25 V_{iBLM} (V) UIN = VIN = 0; YIN = 100%; $V_{iBLG} = 3.25$ V. Fig.6 Blue stretch activation area as a function of input voltage at pin BLM.



TDA9171

TEST AND APPLICATION INFORMATION

The TDA9171 is especially designed for YUV applications. A typical application diagram is shown in Fig.8. Jumpers J1 and J2 can be used to select the appropriate luminance amplitude mode. Potentiometers BLG, BLM and NLC can be used to apply proper blue stretch and non-linear amplifier control voltages.

The TDA9171 is also prepared for YC-processing. A typical application diagram is shown in Fig.9. Jumpers J1 and J2 can be used to select the appropriate luminance amplitude mode. Potentiometer NLC can be used to apply the proper non-linear amplifier control voltage. For the chroma processing either the U- or V-channel can be used, however both channels need to be DC-decoupled and the DC-decoupling capacitor value should be such that the burst period of the chroma signal C_{in} is very softly clamped. The blue stretch circuitry cannot be used in YC-applications and should be switched off by connecting both blue stretch adjustments (BLG and BLG) to ground.







YUV picture improvement processor based on histogram modification and blue stretch

PACKAGE OUTLINE

DIP20: plastic dual in-line package; 20 leads (300 mil)



Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

0.051

0.015

0.009

OUTLINE		REFERENCES					
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT146-1			SC603			-92-11-17- 95-05-24	

1.045

0.24

0.12

0.31

0.33

SOT146-1

TDA9171

SOLDERING DIP, SDIP, HDIP, DBS and SIL

Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these cases reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"IC Package Databook"* (order code 9398 652 90011).

Soldering by dip or wave

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joint for more than 5 seconds.

The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted to the seating plane, but the temperature of the plastic body must not exceed the specified storage maximum. If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

Repairing soldered joints

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

DEFINITIONS

Data sheet status					
Objective specification	This data sheet contains target or goal specifications for product development.				
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.				
Product specification	This data sheet contains final product specifications.				
Limiting values					
more of the limiting values r of the device at these or at a	Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.				
Application information					
Where application information	on is given, it is advisory and does not form part of the specification.				

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

TDA9171

NOTES

TDA9171

NOTES

TDA9171

NOTES

Philips Semiconductors – a worldwide company

Argentina: see South America Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. +61 2 805 4455, Fax. +61 2 805 4466 Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 1 60 101. Fax. +43 1 60 101 1210 Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 200 733, Fax. +375 172 200 773 Belgium: see The Netherlands Brazil: see South America Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 689 211, Fax. +359 2 689 102 Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800 234 7381, Fax. +1 708 296 8556 China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +852 2319 7888, Fax. +852 2319 7700 Colombia: see South America Czech Republic: see Austria Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. +45 32 88 2636, Fax. +45 31 57 1949 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 615 800, Fax. +358 615 80920 France: 4 Rue du Port-aux-Vins, BP317, 92156 SURESNES Cedex, Tel. +33 1 40 99 6161, Fax. +33 1 40 99 6427 Germany: Hammerbrookstraße 69, D-20097 HAMBURG, Tel. +49 40 23 52 60, Fax. +49 40 23 536 300 Greece: No. 15, 25th March Street, GR 17778 TAVROS, Tel. +30 1 4894 339/911, Fax. +30 1 4814 240 Hungary: see Austria India: Philips INDIA Ltd, Shivsagar Estate, A Block, Dr. Annie Besant Rd. Worli, MUMBAI 400 018, Tel. +91 22 4938 541, Fax. +91 22 4938 722 Indonesia: see Singapore Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000. Fax. +353 1 7640 200 Israel: RAPAC Electronics, 7 Kehilat Saloniki St, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 648 1007 Italy: PHILIPS SEMICONDUCTORS, Piazza IV Novembre 3, 20124 MILANO, Tel. +39 2 6752 2531, Fax. +39 2 6752 2557 Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108, Tel. +81 3 3740 5130, Fax. +81 3 3740 5077 Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3 750 5214, Fax. +60 3 757 4880 Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905, Tel. +1 800 234 7381. Fax. +1 708 296 8556 Middle East: see Italy

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Tel. +31 40 27 83749, Fax. +31 40 27 88399 New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +64 9 849 4160, Fax. +64 9 849 7811 Norway: Box 1, Manglerud 0612, OSLO, Tel. +47 22 74 8000, Fax. +47 22 74 8341 Philippines: Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474 Poland: UI. Lukiska 10, PL 04-123 WARSZAWA, Tel. +48 22 612 2831, Fax. +48 22 612 2327 Portugal: see Spain Romania: see Italy Russia: Philips Russia, UI. Usatcheva 35A, 119048 MOSCOW, Tel. +7 095 926 5361, Fax. +7 095 564 8323 Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. +65 350 2538, Fax. +65 251 6500 Slovakia: see Austria Slovenia: see Italy South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000, Tel. +27 11 470 5911, Fax. +27 11 470 5494 South America: Rua do Rocio 220 - 5th floor, Suite 51, CEP: 04552-903-SÃO PAULO-SP, Brazil, P.O. Box 7383 (01064-970), Tel. +55 11 821 2333, Fax. +55 11 829 1849 Spain: Balmes 22, 08007 BARCELONA Tel. +34 3 301 6312, Fax. +34 3 301 4107 Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM, Tel. +46 8 632 2000, Fax. +46 8 632 2745 Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Tel. +41 1 488 2686, Fax. +41 1 481 7730 Taiwan: PHILIPS TAIWAN Ltd., 23-30F, 66 Chung Hsiao West Road, Sec. 1, P.O. Box 22978, TAIPEI 100, Tel. +886 2 382 4443, Fax. +886 2 382 4444 Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd., 209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260, Tel. +66 2 745 4090, Fax. +66 2 398 0793 Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL, Tel. +90 212 279 2770, Fax. +90 212 282 6707 Ukraine: PHILIPS UKRAINE, 2A Akademika Koroleva str., Office 165, 252148 KIEV, Tel. +380 44 476 0297/1642, Fax. +380 44 476 6991 United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. +44 181 730 5000, Fax, +44 181 754 8421

United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. +1 800 234 7381, Fax. +1 708 296 8556 Uruguay: see South America

Vietnam: see Singapore

Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD, Tel. +381 11 825 344, Fax.+381 11 635 777

For all other countries apply to: Philips Semiconductors, Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

© Philips Electronics N.V. 1996

SCA49

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

537021/50/02/pp20

Date of release: 1996 Jun 17

Document order number: 9397 750 00911

Let's make things better.

Internet: http://www.semiconductors.philips.com/ps/



