INTEGRATED CIRCUITS



Preliminary specification File under Integrated Circuits, IC02 October 1994

**Philips Semiconductors** 





**TDA9170** 

# YUV picture improvement processor based on histogram modification

# FEATURES

- Picture content dependent non-linear Y and U, V processing by histogram analysis
- Adaptive and variable gamma correction controls
- Black and white stretch capabilities
- Transparent I<sup>2</sup>C-bus control
- On-chip window generator for valid histogram measurement and black detection.

### **GENERAL DESCRIPTION**

The TDA9170 is a transparent analog video processor with a YUV interface. It offers three main luminance processing functions any combination of which can be selected.

The luminance transfer is controlled in a non-linear manner by the distribution (in 5 discrete histogram sections) of the luminance values measured in a picture. As a result, the contrast ratio of the most important parts of the picture will be improved. Black restoration is available in the event of a set-up in the luminance signal. A variable gamma function, after the histogram conversion, offers the possibility of excellent brightness control.

To maintain a proper colour reproduction, the saturation of the U and V colour difference signals are controlled as a function of the actual non-linearity in the luminance channel.

The TDA9170 concept has maximum flexibility with the optional on-board I<sup>2</sup>C-bus (including hardwired address select) and window control. The supply voltage is 8 V. The device is mounted in a 32 pin SDIP envelope.

### **ORDERING INFORMATION**

TYPE NUMBER	PACKAGE				
	NAME	DESCRIPTION	VERSION		
TDA9170	SDIP32	plastic shrink in-line package; 32 leads (400 mil)	SOT232-1		



# **BLOCK DIAGRAM**



TDA9170

# YUV picture improvement processor based on histogram modification

# PINNING

SYMBOL	PIN	DESCRIPTION
DWS	1	default window select input
VARGAM	2	variable gamma input
AMPNLA	3	amplitude non-linearity input
ADGAM	4	adaptive gamma input
UIN	5	colour difference U input
V <sub>ref</sub>	6	reference supply voltage output (+4 V)
VIN	7	colour difference V input
AGND	8	analog ground
V <sub>DDA</sub>	9	analog supply voltage
SC	10	sandcastle input
BOF	11	black offset on/off input
YIN	12	luminance input
AMPSEL	13	amplitude select input
TAUBP	14	time constant black peak
TAUBL	15	time constant black loop
HM1	16	histogram segment memory 1
HM2	17	histogram segment memory 2
НМЗ	18	histogram segment memory 3
HM4	19	histogram segment memory 4
HM5	20	histogram segment memory 5
YOUT	21	luminance output
TAUHM	22	time constant histogram measurement loop
n.c.	23	not connected
V <sub>DDD</sub>	24	digital supply voltage (+5 V)
DGND	25	digital ground
VOUT	26	colour difference V output
DT	27	test option
UOUT	28	colour difference U output
ТМ	29	test option
SDA	30	serial data input/output (I <sup>2</sup> C-bus)
SCL	31	serial clock input (I <sup>2</sup> C-bus)
ADR	32	address select input (I <sup>2</sup> C-bus)



# FUNCTIONAL DESCRIPTION

# Y input selection and amplification

The dynamic range of the luminance input amplifier can be switched between 0.3 and 1 V (excluding sync) either externally (pin AMPSEL) or by I<sup>2</sup>C-bus (AMPSEL bit). Amplitudes that exceed the corresponding specified range (e.g. the sync) will be clipped internally. The input is clamped during the logic HIGH period of the clamp which is defined by the sandcastle reference and should be DC-decoupled with an external capacitor.

# Black offset detection and correction

The black detector measures and stores the blackest part of the picture within a defined window in each field. Any difference between this value and the value measured during the black clamp period is regarded as black offset. In a closed loop configuration, the black offset is held until a predefined value of the full scale (FS) value is fed back to the input stage where it is partly compensated for. Depending on the loop gain, 30% to 50% of the offset value is counteracted. The loop gain is also a function of the adaptive and variable gamma settings. The black offset correction mechanism can be switched on and off by the l<sup>2</sup>C-bus via the BON bit (see Table 6), or externally with the black offset on/off switch (BOF pin 11).

Two external time constants are required to ensure correct performance of the black detector; a loop filter time constant (TAUBL) for the loop dynamics and a time constant for memorizing the darkest parts of the picture (TAUBP) in just one field. During the field retrace the time constant TAUBP is first sampled and then preset to a value that corresponds to the maximum black offset.

The corrected black offset is related to the nominal signal amplitude which is reset to 100% FS via an amplitude stretch function. Luminance values beyond FS are not affected. Additionally, this offset is also used to set the adaptive gain (see Section "Adaptive gamma").

# Histogram measurement

The histogram distribution is measured in real time over five segments (HM1 to HM5) within a defined window period of each field. During the window period, the video is in one segment, a corresponding external capacitor  $C_{HMx}$ is loaded via a current source. At the end of the field five segment voltages are stored from the external capacitors into on-board memories. The external capacitors are discharged and the measurements are restarted. Any part of the picture that does not contribute to the information within the total picture should be omitted from the histogram measurement. The miscount detector disables measurements until it detects changing parts. Additionally, luminance values close to FS (or white) do not contribute sufficiently in order to maintain the absolute light output. This procedure is allowed because the eye is less sensitive to details in white.

As the miscount detector shortens the effective measurement period and, because of spreads of internal and external components, the current source is controlled within in a closed loop so as to maintain a constant average value of the sum of the segment voltages. The dominant time constant of the closed loop is external and can be tuned with an appropriate capacitor connected to TAUHM (pin 22).

### Processing of the measured histogram values

### FIELD AVERAGING OF HISTOGRAM VALUES

With very rapid picture changes, also related to the field interlace, flicker might result. The histogram values are averaged at the field rate to reduce these flicker effects. The time constant of the averaging process is adapted to the speed of the histogram changes.

### ADAPTIVE GAMMA

The output voltage of the first segment is fed to a variable gain amplifier with a gain between 1 and 3. In this way luminance values in the 'black' segment have a larger weight. In our perception black parts are expanded, as occurs with gamma control. However, the effective contribution to the non-linear gain is only relevant for moderate segment voltages and hence the term adaptive gamma.

The adaptive gamma gain is a **max**-function of a fixed gain part and a dynamic gain part. The fixed gain part can be set externally with the adaptive gamma gain control (ADGAM) or via the  $I^2$ C-bus.

The dynamic part of the adaptive gamma gain is controlled by the measured black offset value from the black detector.

### ADAPTIVE WHITE-POINT STRETCHING

For dominant HM4 and HM5 voltages or large white parts the histogram conversion procedure makes a transfer with large gain in the white parts. However, the amount of light being emitted from the picture is considerably reduced. The white stretcher introduces additional overall gain for increased light production and, as a result, violates the principle of having a full-scale reference.

### STANDARD DEVIATION

For pictures in which segments of the histogram distribution are very dominant, with respect to the others, the non-linear amplification should be reduced to compensate for pictures with a flat histogram distribution. The standard deviation detector measures the spread of the histogram distribution in the segments HM1 to HM5 and modulates the user setting of the non-linear amplifier.

# Non-linear amplifier

The stored segment voltages, relative to their average value and averaged over two fields, determine the individual gain of each segment in such a way that continuity is guaranteed for the complete range. The maximum and minimum gain of each segment is limited. Apart from the adaptive white-point stretching the black and white references are not affected by the non-linear processing. The amount of linearity can be controlled externally at AMPNLA (pin 3) or via the l<sup>2</sup>C-bus.

# Variable gamma function

As well as the histogram conversion, a variable gamma function can be applied to ensure excellent brightness control. It is intended as an alternative to the DC-offset of the classic brightness user control; it maintains the black and white references. The gamma ranges from 0.5 to 1.5. The gamma can be set externally at VARGAM (pin 2) or via the I<sup>2</sup>C-bus.

# **Colour compensation**

Non-linear luminance processing influences the colour reproduction, mainly the colour saturation. Therefore, U and V signals are also processed for saturation compensation. The U and V input signals are clamped during the logic HIGH period of the clamp which is defined by the sandcastle reference and should be DC decoupled with external capacitors.

# Timing generator

The TDA9170 is equipped with a transparent internal timing generator for window purposes. As a timing reference the relevant sandcastle (SC) can be used. The window enables the black measurement and the histogram measurement circuitry. The internal timing generator is basically intended for system invariant operation. The default window handles all existing norms and disables measurement in subtitles or logos. This default window is preset at power-up and can be selected with a logic HIGH level at the default window select DWS (pin 1). If not selected the blanking of the sandcastle will define the window borders.

However, using the l<sup>2</sup>C-bus and setting the WD1 and WD2 control bits (see Table 3), the window format can also be user-programmed. The horizontal window generator synchronizes on the rising edge of the burst key/clamp key of the external sandcastle reference with an adjustable window start and stop delay. The vertical window generator synchronizes on the falling edge of the first burst key/clamp key after a field pulse recognition.

# I<sup>2</sup>C-bus specification

The I<sup>2</sup>C-bus is designed for transparent use. At power-up all registers are preset for system invariant and external control. All pins related to the I<sup>2</sup>C-bus can be left open-circuit when the I<sup>2</sup>C-bus is in the standby mode. If the sleep mode bit in the control register is set all settings are left to bus control. For the relevant registers and addresses see Tables 2 to 8.

# TDA9170

Table 1Slave address.

A6	A5	A4	A3	A2	A1	A0	R/W
1	1	0	1	0	0	ADR	Х

Table 2 Control function.

CONTROL	TYPE	SUB-ADDRESS <sup>(1)</sup>	DATA BYTE							
FUNCTION			D7	D6	D5	D4	D3	D2	D1	D0
Control	REG	00	Х	Х	Х	BON	WD2	WD1	AMS	SLP
User variable gamma	DAC	01	Х	Х	D5	D4	D3	D2	D1	D0
Adaptive gamma	DAC	02	Х	Х	D5	D4	D3	D2	D1	D0
Non-linear amplifier	DAC	03	Х	Х	D5	D4	D3	D2	D1	D0
Line start stop	REG	04	ST3	ST2	ST1	ST0	SP3	SP2	SP1	SP0
Field start stop	REG	05	ST3	ST2	ST1	ST0	SP3	SP2	SP1	SP0
Status	REG	-	Х	Х	Х	Х	Х	Х	Х	POR

### Note

1. Valid sub-addresses: 00 to 05 (HEX); auto-increment mode available for sub-addresses.

**Table 3**Window select bits (WD1 and WD2).

WD1	WD2	FUNCTION		
0	0	default window		
0	1	window by sandcastle blanking		
1	Х	user window		

Table 4Amplitude select bit (AMS).

LOGIC LEVEL	FUNCTION
0	0.3 V luminance
1	1 V luminance

**Table 5**Sleep mode bit (SLP).

LOGIC LEVEL	FUNCTION
0	sleep
1	I <sup>2</sup> C-bus control

 Table 6
 Black offset compensation enable bit (BON).

LOGIC LEVEL	FUNCTION
0	disabled
1	enabled

# Window formats

**Table 7**Line frequency start stop format.

LINE WINDOW <sup>(1)</sup>	TIMING <sup>(2)</sup>	UNIT
Start (LWS)	<sup>4.5</sup> / <sub>64fh</sub> + <sup>1</sup> / <sub>64fh</sub> × DEC(ST3, ST2, ST1, ST0)	μs
Stop (LWP)	<sup>26.5</sup> / <sub>64fh</sub> + <sup>2</sup> / <sub>64fh</sub> × DEC(SP3, SP2, SP1, SP0)	μs
Default	DEC(ST3, ST2, ST1, ST0) = 2 DEC(SP3, SP2, SP1, SP0) = 14	

# Notes

- 1. Start and stop events are relative to the leading edge of the BK/CLP pulse of the sandcastle.
- 2. fh is defined as the line frequency.

Table 8	Field frequency start stop format.
---------	------------------------------------

FIELD WINDOW <sup>(1)</sup>	TIMING	UNIT
Start (FWS)	10 + 6 × DEC(ST3, ST2, ST1, ST0)	lines
Stop (FWP)	121 + 10 × DEC(SP3, SP2, SP1, SP0)	lines
Default	DEC(ST3, ST2, ST1, ST0) = 9 DEC(SP3, SP2, SP1, SP0) = 4	

# Note

1. The start event is relative to the trailing edge of the first BK/CLP pulse after a field pulse recognition. The stop event is relative to the actual start event.

TDA9170

# LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DDA</sub>	analog supply voltage		-0.5	+8.8	V
V <sub>DDD</sub>	digital supply voltage		-0.5	+5.5	V
V <sub>ref</sub>	reference supply voltage		-0.5	+5.5	V
V <sub>n</sub>	voltage input/output on any other pin		-0.5	V <sub>DDA</sub> + 0.5	V
T <sub>stg</sub>	storage temperature		-55	+150	°C
T <sub>amb</sub>	operating ambient temperature		-10	+70	°C
V <sub>es</sub>	electrostatic discharge	note 1	-2000	+2000	V
		note 2	-200	+200	V

# Notes

1. Human body model: equivalent to discharging a 100 pF capacitor through a 1.5 k $\Omega$  resistor.

2. Machine model: equivalent to discharging a 200 pF capacitor through a 0  $\Omega$  resistor.

# QUALITY SPECIFICATION

In accordance with "SNW-FQ-611 part E". The numbers of the quality specification can be found in the "Quality Reference Handbook". The Handbook can be ordered using the code 9398 510 63011. All pins are protected against electrostatic discharge by means of clamping diodes.

# Latch-up

At T<sub>amb</sub> = 70 °C all pins meet the specification as follows, except for pins 6 and 7 at positive trigger currents:

 $I_{trigger} > 100 \text{ mA or } V_{pin} > 1.5 V_{DDA(max)}.$ 

 $I_{trigger} < -100 \mbox{ mA}$  or  $V_{pin} < -0.5 V_{DDA(max)}.$ 

pin 6,  $V_{ref}$ :  $I_{trigger} > 40$  mA or  $V_{pin} > 1.5V_{DDA(max)}$ .

pin 24, V<sub>DDD</sub>:  $I_{trigger} > 70$  mA or  $V_{pin} > 1.5V_{DDA(max)}$ .

# THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
R <sub>th j-a</sub> thermal resistance from junction to ambient in free air		48	K/W

# TDA9170

# CHARACTERISTICS

 $V_{DDA}$  = 8 V;  $T_{amb}$  = 25 °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply (pins	6, 9 and 24)					
V <sub>DDA</sub>	analog supply voltage		7.2	_	8.8	V
V <sub>DDD</sub>	digital supply voltage		_	5.0	_	V
V <sub>ref</sub>	reference supply voltage		-	4.0	_	V
I <sub>DDA</sub>	analog supply current		-	40	-	mA
Z <sub>0(24)</sub>	output impedance		-	_	250	Ω
Z <sub>0(6)</sub>	output impedance		-	_	250	Ω
Luminance i	nput/output selection					
LUMINANCE IN	IPUT (PIN 12); note 1					
V <sub>i(Y)</sub>	luminance input voltage	AMPSEL = 0	0.3	_	_	V
( )		AMPSEL = 1	1.0	_	_	V
V <sub>i(Yclamp)</sub>	input voltage level during clamping		-	1.5	-	V
I <sub>ib(Y)</sub>	input bias current		-	_	0.1	μA
	PUT VOLTAGE RANGE SELECTION AM	PSEL (PIN 13); note 2			•	
V <sub>i(SEL)</sub>	input voltage selection for lower range		-	-	1.5	V
$V_{i(\text{SEL})h}$	input voltage selection for higher range		3.5	-	-	V
I <sub>ib(SEL)</sub>	input bias current		-	_	0.1	μA
LUMINANCE O	UTPUT (PIN 21)					
V <sub>o(Y)</sub>	luminance output voltage	AMPSEL = 0	0.3	-	-	V
		AMPSEL = 1	1.0	_	-	V
V <sub>oYclamp</sub>	output voltage level during	AMPSEL = 0	-	2.9	_	V
	clamping	AMPSEL = 1	-	2.0	-	V
V <sub>no</sub>	output noise voltage		52	_	_	dB
B <sub>Y</sub>	luminance bandwidth	transparent	7	9	-	MHz
B <sub>Y(nl)</sub>	non-linear processing luminance bandwidth		10	_	-	MHz
E <sub>bl</sub>	black level error	no offset; transparent	-	_	1	%
E <sub>G(n)</sub>	nominal gain error	no offset; transparent	-	_	8	%
	ion and correction					
BLACK DETEC	TOR					
Bl <sub>osd(max)</sub>	maximum black offset detection at the input		23	25	27	%
Bl <sub>osc(max)</sub>	maximum black offset correction at the input		8	10	12	%
		•		•		

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
PICTURE AMP	PLITUDE STRETCH		ļ	ļ		ļ
E <sub>G(s)</sub>	gain error after stretch	maximum offset	-	-	1	%
BLACK OFFSE	T CORRECTION ON/OFF SWITCH BOF	(PIN 11); note 2				-
V <sub>i(blos)</sub>	input voltage level	correction off	_	_	1.5	V
()		correction on	3.5	_	_	V
I <sub>ib(blos)</sub>	input bias current		_	_	0.1	μA
TIME CONSTA	NT CONTROL TAUBP (PIN 4); see Fig	.3				1
I <sub>BP(d)</sub>	discharge current		_	_	3.5	mA
I <sub>ibBP</sub>	input bias current		_	_	0.1	μA
V <sub>BP(I)</sub>	control voltage lower limit		_	1.0	_	V
V <sub>BP(h)</sub>	control voltage upper limit		_	2.5	_	V
	NT CONTROL TAUBL (PIN 5); see Fig	.4	I			-
l <sub>ibBL</sub>	input bias current		_	_	0.1	μA
V <sub>BL(I)</sub>	control voltage lower limit		_	2.0	_	V
VBL(h)         control voltage upper limit			_	3.5	_	V
	neasurement			- 1		1
HISTOGRAM L	JPDATES AT HMX (PINS 16 TO 20)					
Q <sub>HMb</sub>	segment bleeder accuracy		_	_	2	%
V <sub>HM(av)</sub>	average voltage level for			1.0	_	V
i iiii(av)	5 segments					
V <sub>HM(min)</sub>	minimum segment voltage level		0	_	_	V
V <sub>HM(max)</sub>	maximum segment voltage level		-	5.0	-	V
I <sub>ibHM</sub>	input bias current		-	-	0.1	μA
TIME CONSTA	NT CONTROL TAUHM (PIN 22); see F	igs 5, 6 and 7				
I <sub>ibTHM</sub>	input bias current		-	-	0.1	μA
V <sub>THM(I)</sub>	control voltage lower limit		-	1.0	-	V
V <sub>THM(h)</sub>	control voltage upper limit		—	2.0	-	V
MISCOUNT DE	ETECTION					
Q <sub>mc(d)</sub>	miscount detection level		-	5	-	%
t <sub>p(mc)</sub>	miscount propagation delay	20% step	-	25	-	ns
t <sub>o(mc)</sub>	miscount detection on-time for each event		0.31	0.36	0.41	μs
t <sub>Y(mc)</sub>	mismatch propagation and luminance delay		-	-	20	ns
Q <sub>mc(aW)</sub>	miscount activation level at white	no miscount	-	90	-	%
Q <sub>mc(dW)</sub>	miscount de-activation level at white	miscount	-	87	-	%

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Processing	of measured histogram values			I		
ADAPTIVE GA	MMA CONTROL RANGE					
G <sub>adg(min)</sub>	minimum gain for HM1		_	1	_	
G <sub>adg(max)</sub>	maximum gain for HM1		_	3	_	
	MMA SETTING ADGAM (PIN 4); not	e 3; see Fig.8				
V <sub>adg(I)</sub>	control voltage lower limit		_	1.75	_	V
V <sub>adg(h)</sub>	control voltage upper limit		_	3.25	_	V
I <sub>ibADG</sub>	input bias current		_	_	0.1	μA
G <sub>adp(min)</sub>	minimum gain for HM1	no offset; G <sub>VAR</sub> = 1	_	1	_	
G <sub>adp(max)</sub>	maximum gain for HM1	no offset; G <sub>VAR</sub> = 1	-	3	-	
	MMA BY BLACK OFFSET					
G <sub>adb(min)</sub>	minimum gain for HM1	no offset; G <sub>VAR</sub> = 1	_	1	_	
G <sub>adb(max)</sub>	maximum gain for HM1	maximum offset; G <sub>VAR</sub> = 1	-	2.5	-	
WHITE-POINT	STRETCH					
G <sub>wp</sub>	maximum gain luminance for white stretch	HM-pattern = 01103: $G_{nl} = 1$	-	1.09	-	
Non-linear a	amplifier			1	- 1	
	GAIN SET BY HMX (PINS 16 TO 20)					
Q <sub>nl(b)</sub>	segment bleeder accuracy		_	_	2	%
G <sub>nl(min)</sub>	minimum gain segment	HM-pattern = 31100: $G_{nl} = 1$	_	0.36	_	
G <sub>nl(max)</sub>	maximum gain segment	HM-pattern = 31100: $G_{nl} = 1$	-	2.28	-	
NON-LINEARI	TY SETTING AMPNLA (PIN 3); note	3				
V <sub>nl(l)</sub>	control voltage lower limit		_	1.75	_	V
V <sub>nl(h)</sub>	control voltage upper limit		_	3.25	_	V
I <sub>ib(nl)</sub>	input bias current		_	_	0.1	μA
DYNAMICS	,			,		
t <sub>d(nl)</sub>	delay between linear and non-linear path		-	-	20	ns
Variable ga	·	1	Į	<b>I</b>	I	
-	MMA CONTROL RANGE					
G <sub>VAR(min)</sub>	minimum variable gamma setting		-	0.5	-	
G <sub>VAR(max)</sub>	maximum variable gamma setting		_	1.5	-	

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
VARIABLE GAN	MMA SETTING VARGAM (PIN 2); note	3	ļ	- !		1
V <sub>VAR(I)</sub>	control voltage lower limit		-	1.75	-	V
V <sub>VAR(h)</sub>	control voltage upper limit		-	3.25	_	V
V <sub>VAR(lt)</sub>	control voltage for linear transfer		_	2.5	_	V
I <sub>ibVAR</sub>	input bias current		_	_	0.1	μA
Colour diffe	rence processing					
	ERENCE INPUTS UIN AND VIN (PINS 5	AND 7)				
V <sub>i(UIN)</sub>	input voltage		1.8	_	_	V
V <sub>i(VIN)</sub>	input voltage		1.8	_	_	V
l <sub>ib</sub>	input bias current (pins 5 and 7)		_	_	0.1	μA
V <sub>i(cl)</sub>	input voltage level during clamping		-	1.5	-	V
	ERENCE OUTPUTS (PINS 28 AND 26)					
$\Delta V_{o28}$	output voltage range with respect to the input (pin 28)		150	-	-	%
$\Delta V_{o26}$	output voltage range with respect to the input (pin 26)		150	-	-	%
V <sub>o(cl)</sub>	output voltage level during clamping		-	2.3	-	V
E <sub>off</sub>	offset error	transparent	_	_	1	%
E <sub>G</sub>	gain error	transparent	-	-	5	%
В	bandwidth	transparent	20	30	_	MHz
Timing						
HORIZONTAL	WINDOW GENERATION					
fh	line frequency		15	_	16	kHz
Default winde	ow setting (with respect to start BK/	CLP pulse)				
t <sub>dh(ws)</sub>	default start window		_	6.5⁄64fh	_	
t <sub>dhd(wp)</sub>	default window stop		_	54.5/64fh	_	
	generation with I <sup>2</sup> C-bus (with respe	ect to start BK/CLP puls	e)			
t <sub>hws(min)</sub>	minimum start window	-	_	4.5/64fh	_	
t <sub>hws(max)</sub>	maximum start window		_	<sup>19.5</sup> / <sub>64fh</sub>	_	
t <sub>hwp(min)</sub>	minimum window stop		_	<sup>26.5</sup> ⁄ <sub>64fh</sub>	_	
t <sub>hwp(max)</sub>	maximum window stop		_	56.5 <sub>/64fh</sub>	_	
	IDOW GENERATION		I.			
fv	vertical frequency		45	_	65	Hz
	ow setting (start event with respect	to start detected field bla		event with re		
t <sub>dvws</sub>	default window start		-	64	_	lines
	default window stop			161		lines

# TDA9170

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
User window	generation with I <sup>2</sup> C-bus		ļ		I	l
t <sub>vsw(min)</sub>	minimum window start		-	10	-	lines
t <sub>vsw(max)</sub>	maximum window start		_	100	_	lines
t <sub>vwp(min)</sub>	minimum window stop		-	121	-	lines
t <sub>vwp(max)</sub>	maximum window stop		-	271	_	lines
Default wind	low select DWS; (pin 1): note 2					
V <sub>isc(DWS)</sub>	voltage input level for window by SC blanking		-	-	1.5	V
V <sub>id(DWS)</sub>	voltage input level for default window		3.5	-	5.5	V
I <sub>ibDWS</sub>	input bias current	$V_{DWS} = V_{DDA}$	-	-	10	μA
Sandcastle i	input SC; (pin 10)					
V <sub>i(SC)</sub>	voltage input level	no blanking; no clamp	-	0	1.0	V
~ /		with blanking; no clamp	1.2	1.5	1.8	V
		with blanking and clamp	3.1	3.5	3.9	V
t <sub>i(sw)</sub>	input sync width	no vertical sync	-	-	15	μs
		with vertical sync	35	_	_	μs
CLP PULSE W	/IDTH RESTORATION					
t <sub>d(clp)</sub>	internal CLP pulse width difference		-	-100	-	ns
I <sup>2</sup> C-bus spe	cification					
ADDRESS SEL	ECT ADR (PIN 32)					
V <sub>iADR</sub>	input voltage level	A0 = 0	_	_	1.5	V
		A1 = 1	3.5	_	5.5	V
I <sub>ibADR</sub>	input bias current		-	_	0.1	μA
TEST PINS TM	I AND DT (PINS 29 AND 27)					
V <sub>i(test)</sub>	input voltage level		-	_	0.5	V
Overall outp	out performance		ļ	I		
t <sub>d(YUV)</sub>	delay from input to output of YUV	transparent	-	50	100	ns
t <sub>dm(YUV)</sub>	delay of matching YUV	transparent	_	10	20	ns
α <sub>w(YUV)</sub>	crosstalk from window	any channel	_	_	-60	dB

# Notes

1. Input amplitude values greater than the minimum specified range are still processed. However, the gain will slowly saturate. Amplitudes up to +4 dB are permitted without significant clipping.

- 2. This select is valid provided the sleep mode bit is not set.
- 3. This control is valid provided the sleep mode bit is not set.









TDA9170

# YUV picture improvement processor based on histogram modification



# <figure><figure><figure>



TDA9170

# YUV picture improvement processor based on histogram modification

# <figure><figure><figure><figure><figure>

# October 1994

# TDA9170

# **APPLICATION INFORMATION (BUS-MODE)**



# PACKAGE OUTLINE



### Preliminary specification

# YUV picture improvement processor based on histogram modification

# TDA9170

# SOLDERING

### Plastic dual in-line packages

BY DIP OR WAVE

The maximum permissible temperature of the solder is 260 °C; this temperature must not be in contact with the joint for more than 5 s. The total contact time of successive solder waves must not exceed 5 s.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified storage maximum. If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

### **REPAIRING SOLDERED JOINTS**

Apply a low voltage soldering iron below the seating plane (or not more than 2 mm above it). If its temperature is below 300  $^{\circ}$ C, it must not be in contact for more than 10 s; if between 300 and 400  $^{\circ}$ C, for not more than 5 s.

### DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.

### Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

# **Application information**

Where application information is given, it is advisory and does not form part of the specification.

# LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

# PURCHASE OF PHILIPS I<sup>2</sup>C COMPONENTS



Purchase of Philips I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C system provided the system conforms to the I<sup>2</sup>C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.

# Philips Semiconductors – a worldwide company

Argentina: IEROD, Av. Juramento 1992 - 14.b, (1428) BUENOS AIRES, Tel. (541)786 7633, Fax. (541)786 9367 Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. (02)805 4455, Fax. (02)805 4466 Austria: Triester Str. 64, A-1101 WIEN, P.O. Box 213, Tel. (01)60 101-1236, Fax. (01)60 101-1211 Belgium: Postbus 90050, 5600 PB EINDHOVEN, The Netherlands, Tel. (31)40 783 749, Fax. (31)40 788 399 Brazil: Rua do Rocio 220 - 5<sup>th</sup> floor, Suite 51, CEP: 04552-903-SÃO PAULO-SP, Brazil. P.O. Box 7383 (01064-970). Tel. (011)821-2333, Fax. (011)829-1849 Canada: PHILIPS SEMICONDUCTORS/COMPONENTS: Tel. (800) 234-7381, Fax. (708) 296-8556 Chile: Av. Santa Maria 0760, SANTIAGO, Tel. (02)773 816, Fax. (02)777 6730 Colombia: IPRELENSO LTDA, Carrera 21 No. 56-17, 77621 BOGOTA, Tel. (571)249 7624/(571)217 4609, Fax. (571)217 4549 Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. (032)88 2636, Fax. (031)57 1949 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. (9)0-50261, Fax. (9)0-520971 France: 4 Rue du Port-aux-Vins, BP317, 92156 SURESNES Cedex, Tel. (01)4099 6161, Fax. (01)4099 6427 Germany: P.O. Box 10 63 23, 20043 HAMBURG, Tel. (040)3296-0, Fax. (040)3296 213. Greece: No. 15, 25th March Street, GR 17778 TAVROS, Tel. (01)4894 339/4894 911, Fax. (01)4814 240 Hong Kong: PHILIPS HONG KONG Ltd., 6/F Philips Ind. Bldg., 24-28 Kung Yip St., KWAI CHUNG, N.T., Tel. (852)424 5121, Fax. (852)428 6729 India: Philips INDIA Ltd, Shivsagar Estate, A Block , Dr. Annie Besant Rd. Worli, Bombay 400 018 Tel. (022)4938 541, Fax. (022)4938 722 Indonesia: Philips House, Jalan H.R. Rasuna Said Kav. 3-4, P.O. Box 4252, JAKARTA 12950, Tel. (021)5201 122, Fax. (021)5205 189 Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. (01)640 000, Fax. (01)640 200 Italy: PHILIPS SEMICONDUCTORS S.r.I. Piazza IV Novembre 3, 20124 MILANO Tel. (0039)2 6752 2531, Fax. (0039)2 6752 2557 Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108, Tel. (03)3740 5028, Fax. (03)3740 0580 Korea: (Republic of) Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. (02)794-5011, Fax. (02)798-8022 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. (03)750 5214, Fax. (03)757 4880 Mexico: 5900 Gateway East, Suite 200, EL PASO, TX 79905, Tel. 9-5(800)234-7381, Fax. (708)296-8556 Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB Tel. (040)783749, Fax. (040)788399 New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. (09)849-4160, Fax. (09)849-7811 Norway: Box 1, Manglerud 0612, OSLO, Tel. (022)74 8000, Fax. (022)74 8341

Pakistan: Philips Electrical Industries of Pakistan Ltd., Exchange Bldg. ST-2/A, Block 9, KDA Scheme 5, Clifton, KARACHI 75600, Tel. (021)587 4641-49, Fax. (021)577035/5874546. Philippines: PHILIPS SEMICONDUCTORS PHILIPPINES Inc, 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. (02)810 0161, Fax. (02)817 3474 Portugal: PHILIPS PORTUGUESA, S.A. Rua dr. António Loureiro Borges 5, Arquiparque - Miraflores, Apartado 300, 2795 LINDA-A-VELHA, Tel. (01)4163160/4163333, Fax. (01)4163174/4163366. Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. (65)350 2000, Fax. (65)251 6500 South Africa: S.A. PHILIPS Pty Ltd. 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000, Tel. (011)470-5911, Fax. (011)470-5494. **Spain:** Balmes 22, 08007 BARCELONA, Tel. (03)301 6312, Fax. (03)301 42 43 Sweden: Kottbygatan 7, Akalla. S-164 85 STOCKHOLM, Tel. (0)8-632 2000, Fax. (0)8-632 2745 Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Tel. (01)488 2211, Fax. (01)481 77 30 Taiwan: PHILIPS TAIWAN Ltd., 23-30F, 66, Chung Hsiao West Road, Sec. 1. Taipeh, Taiwan ROC, P.O. Box 22978, TAIPEI 100, Tel. (02)388 7666, Fax. (02)382 4382. Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd., 209/2 Sanpavuth-Bangna Road Prakanong, Bangkok 10260, THAILAND, Tel. (662)398-0141, Fax. (662)398-3319. Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL, Tel. (0212)279 2770, Fax. (0212)269 3094 United Kingdom: Philips Semiconductors LTD. 276 Bath road, Hayes, MIDDLESEX UB3 5BX, Tel. (081)73050000, Fax. (081)7548421 United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. (800)234-7381, Fax. (708)296-8556 Uruguay: Coronel Mora 433, MONTEVIDEO, Tel. (02)70-4044, Fax. (02)92 0601

For all other countries apply to: Philips Semiconductors, International Marketing and Sales, Building BE-p, P.O. Box 218, 5600 MD, EINDHOVEN, The Netherlands, Telex 35000 phtcnl, Fax. +31-40-724825

SCD35 © Philips Electronics N.V. 1994

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

533061/1500/01/pp24 Document order number: Date of release: October 1994 9397 740 20011

# **Philips Semiconductors**



