### INTEGRATED CIRCUITS

## DATA SHEET

# **TDA8926** Power stage $2 \times 50$ W class-D audio amplifier

Preliminary specification Supersedes data of 2002 Feb 07 2002 Oct 10





**TDA8926** 

| CONTEN                            | тѕ   | 15   | TEST AND APPLICATION INFORMATION  |
|-----------------------------------|--|--|---|
| 1<br>2<br>3<br>4<br>5             | FEATURES APPLICATIONS GENERAL DESCRIPTION QUICK REFERENCE DATA ORDERING INFORMATION BLOCK DIAGRAM                | 15.1<br>15.2<br>15.3<br>15.4<br>15.5<br>15.6 | BTL application Package ground connection Output power Reference design Reference design bill of material Curves measured in reference design PACKAGE OUTLINE |
| 7                                 | PINNING  | 17<br>17.1                                   | SOLDERING Introduction to soldering through-hole mount  |
| 8<br>8.1<br>8.2<br>8.2.1<br>8.2.2 | FUNCTIONAL DESCRIPTION  Power stage  Protection  Overtemperature  Short-circuit across the loudspeaker terminals | 17.2<br>17.3<br>17.4                         | packages Soldering by dipping or by solder wave Manual soldering Suitability of through-hole mount IC packages for dipping and wave soldering methods         |
| 8.3<br>9                          | BTL operation LIMITING VALUES  | 18<br>19                                     | DATA SHEET STATUS DEFINITIONS   |
| 10<br>11                          | THERMAL CHARACTERISTICS QUALITY SPECIFICATION  | 20   | DISCLAIMERS   |
| 12                                | DC CHARACTERISTICS   |  |   |
| 13<br>14                          | AC CHARACTERISTICS SWITCHING CHARACTERISTICS   |  |   |
| 14.1                              | Duty factor  |  |   |

### Power stage $2 \times 50$ W class-D audio amplifier

TDA8926

### 1 FEATURES

- High efficiency (>94%)
- Operating voltage from ±15 to ±30 V
- · Very low quiescent current
- · High output power
- Short-circuit proof across the load, only in combination with controller TDA8929T
- · Diagnostic output
- Usable as a stereo Single-Ended (SE) amplifier or as a mono amplifier in Bridge-Tied Load (BTL)
- Electrostatic discharge protection (pin to pin)
- Thermally protected, only in combination with controller TDA8929T.

#### 2 APPLICATIONS

- Television sets
- · Home-sound sets
- Multimedia systems
- · All mains fed audio systems
- Car audio (boosters).

#### 3 GENERAL DESCRIPTION

The TDA8926 is the switching power stage of a two-chip set for a high efficiency class-D audio power amplifier system. The system is split into two chips:

- TDA8926J: a digital power stage in a DBS17P power package
- TDA8929T: the analog controller chip in a SO24 package.

With this chip set a compact  $2\times50$  W audio amplifier system can be built, operating with high efficiency and very low dissipation. No heatsink is required, or depending on supply voltage and load, a very small one. The system operates over a wide supply voltage range from  $\pm15$  up to  $\pm30$  V and consumes a very low quiescent current.

#### 4 QUICK REFERENCE DATA

| SYMBOL                            | PARAMETER                           | CONDITIONS   | MIN. | TYP. | MAX. | UNIT |  |  |
|-----------------------------------|-------------------------------------|--|------|------|------|------|--|--|
| General; $V_P = \pm 25 \text{ V}$ |                                     |  |      |      |      |      |  |  |
| V <sub>P</sub>                    | supply voltage                      |  | ±15  | ±25  | ±30  | V    |  |  |
| I <sub>q(tot)</sub>               | total quiescent current             | no load connected                                      | Ī-   | 35   | 45   | mA   |  |  |
| η                                 | efficiency                          | P <sub>o</sub> = 30 W                                  | -    | 94   | _    | %    |  |  |
| Stereo single-end                 | led configuration                   |  |      |      |      |      |  |  |
| Po                                | output power                        | $R_L = 8 \Omega$ ; THD = 10%; $V_P = \pm 25 V$         | 30   | 37   | _    | W    |  |  |
|                                   |                                     | $R_L = 4 \Omega$ ; THD = 10%; $V_P = \pm 21 V$         | 40   | 50   | _    | W    |  |  |
| Mono bridge-tied                  | Mono bridge-tied load configuration |  |      |      |      |      |  |  |
| Po                                | output power                        | $R_L = 8 \Omega$ ; THD = 10%; $V_P = \pm 21 \text{ V}$ | 80   | 100  | _    | W    |  |  |


#### 5 ORDERING INFORMATION

| TYPE NUMBER |        | PACKAGE  |          |  |  |  |
|-------------|--------|--|----------|--|--|--|
| TIPE NOWBER | NAME   | DESCRIPTION  | VERSION  |  |  |  |
| TDA8926J    | DBS17P | plastic DIL-bent-SIL power package; 17 leads (lead length 12 mm) | SOT243-1 |  |  |  |

Power stage  $2 \times 50 \text{ W}$  class-D audio amplifier

TDA8926

### 6 BLOCK DIAGRAM




## Power stage $2 \times 50 \text{ W}$ class-D audio amplifier

TDA8926

### 7 PINNING

| SYMBOL           | PIN | DESCRIPTION  |
|------------------|-----|--|
| SW1              | 1   | digital switch input; channel 1                                      |
| REL1             | 2   | digital control output; channel 1                                    |
| DIAG             | 3   | digital open-drain output for overtemperature and overcurrent report |
| EN1              | 4   | digital enable input; channel 1                                      |
| $V_{DD1}$        | 5   | positive power supply; channel 1                                     |
| BOOT1            | 6   | bootstrap capacitor; channel 1                                       |
| OUT1             | 7   | PWM output; channel 1  |
| V <sub>SS1</sub> | 8   | negative power supply; channel 1                                     |
| STAB             | 9   | decoupling internal stabilizer for logic supply                      |
| V <sub>SS2</sub> | 10  | negative power supply; channel 2                                     |
| OUT2             | 11  | PWM output; channel 2  |
| BOOT2            | 12  | bootstrap capacitor; channel 2                                       |
| V <sub>DD2</sub> | 13  | positive power supply; channel 2                                     |
| EN2              | 14  | digital enable input; channel 2                                      |
| POWERUP          | 15  | enable input for switching on internal reference sources             |
| REL2             | 16  | digital control output; channel 2                                    |
| SW2              | 17  | digital switch input; channel 2                                      |



### Power stage $2 \times 50$ W class-D audio amplifier

TDA8926

#### 8 FUNCTIONAL DESCRIPTION

The combination of the TDA8926J and the TDA8929T controller produces a two-channel audio power amplifier system using the class-D technology (see Fig.3). In the TDA8929T controller the analog audio input signal is converted into a digital Pulse Width Modulation (PWM) signal.

The power stage TDA8926 is used for driving the low-pass filter and the loudspeaker load. It performs a level shift from the low-power digital PWM signal, at logic levels, to a high-power PWM signal that switches between the main supply lines. A 2nd-order low-pass filter converts the PWM signal into an analog audio signal across the loudspeaker.

For a description of the controller, see data sheet "TDA8929T, Controller class-D audio amplifier".

### 8.1 Power stage

The power stage contains the high-power DMOS switches, the drivers, timing and handshaking between the power switches and some control logic. For protection, a temperature sensor and a maximum current detector are built-in on the chip.

For interfacing with the controller chip the following connections are used:

- Switch (pins SW1 and SW2): digital inputs; switching from V<sub>SS</sub> to V<sub>SS</sub> + 12 V and driving the power DMOS switches
- Release (pins REL1 and REL2): digital outputs; switching from V<sub>SS</sub> to V<sub>SS</sub> + 12 V; follow SW1 and SW2 with a small delay
- Enable (pins EN1 and EN2): digital inputs; at a level of V<sub>SS</sub> the power DMOS switches are open and the PWM outputs are floating; at a level of V<sub>SS</sub> + 12 V the power stage is operational and controlled by the switch pin if pin POWERUP is at V<sub>SS</sub> + 12 V
- Power-up (pin POWERUP): must be connected to a continuous supply voltage of at least V<sub>SS</sub> + 5 V with respect to V<sub>SS</sub>
- Diagnostics (pin DIAG): digital open-drain output; pulled to V<sub>SS</sub> if the temperature or maximum current is exceeded.

#### 8.2 Protection

Temperature and short-circuit protection sensors are included in the TDA8926. The protection circuits are operational only in combination with the controller TDA8929T. In the event that the maximum current or maximum temperature is exceeded the diagnostic output is activated. The controller has to take appropriate measures by shutting down the system.


#### 8.2.1 OVERTEMPERATURE

If the junction temperature  $(T_j)$  exceeds 150 °C, then pin DIAG becomes LOW. The diagnostic pin is released if the temperature is dropped to approximately 130 °C, so there is a hysteresis of approximately 20 °C.

### 8.2.2 SHORT-CIRCUIT ACROSS THE LOUDSPEAKER TERMINALS

When the loudspeaker terminals are short-circuited this will be detected by the current protection. If the output current exceeds the maximum output current of 5 A, then pin DIAG becomes LOW. The controller should shut down the system to prevent damage. Using the controller TDA8929T the system is shut down within 1  $\mu s$ , and after 220 ms it will attempt to restart the system again. During this time the dissipation is very low, therefore the average dissipation during a short circuit is practically zero.

Preliminary specification



### Power stage $2 \times 50$ W class-D audio amplifier


TDA8926

### 8.3 BTL operation

BTL operation can be achieved by driving the audio input channels of the controller in the opposite phase and by connecting the loudspeaker with a BTL output filter between the two outputs (pins OUT1 and OUT2) of the power stage (see Fig.4).

In this way the system operates as a mono BTL amplifier and with the same loudspeaker impedance a four times higher output power can be obtained.

For more information see Chapter 15.



### Power stage $2 \times 50 \text{ W}$ class-D audio amplifier

TDA8926

#### 9 LIMITING VALUES

In accordance with the Absolute Maximum Rate System (IEC 60134).

| SYMBOL               | PARAMETER   | CONDITIONS  | MIN.       | MAX.  | UNIT |
|----------------------|---|---|------------|-------|------|
| V <sub>P</sub>       | supply voltage                                    |   | _          | ±30   | V    |
| V <sub>P(sc)</sub>   | supply voltage for short-circuits across the load |   | _          | ±30   | V    |
| I <sub>ORM</sub>     | repetitive peak current in output pins            |   | _          | 5     | А    |
| T <sub>stg</sub>     | storage temperature                               |   | <b>-55</b> | +150  | °C   |
| T <sub>amb</sub>     | ambient temperature                               |   | -40        | +85   | °C   |
| T <sub>vj</sub>      | virtual junction temperature                      |   | _          | 150   | °C   |
| V <sub>es(HBM)</sub> | electrostatic discharge                           | note 1  |            |       |      |
|                      | voltage (HBM)                                     | all pins with respect to V <sub>DD</sub> (class 1a) | -500       | +500  | V    |
|                      |   | all pins with respect to V <sub>SS</sub> (class 1a) | -1500      | +1500 | V    |
|                      |   | all pins with respect to each other (class 1a)      | -1500      | +1500 | V    |
| V <sub>es(MM)</sub>  | electrostatic discharge                           | note 2  |            |       |      |
|                      | voltage (MM)                                      | all pins with respect to V <sub>DD</sub> (class B)  | -250       | +250  | V    |
|                      |   | all pins with respect to V <sub>SS</sub> (class B)  | -250       | +250  | V    |
|                      |   | all pins with respect to each other (class B)       | -250       | +250  | V    |

### **Notes**

- 1. Human Body Model (HBM);  $R_s = 1500 \Omega$ ; C = 100 pF.
- 2. Machine Model (MM);  $R_s$  = 10  $\Omega$ ; C = 200 pF; L = 0.75  $\mu H$ .

### 10 THERMAL CHARACTERISTICS

| SYMBOL               | PARAMETER                                   | CONDITIONS  | VALUE | UNIT |
|----------------------|---|-------------|-------|------|
| R <sub>th(j-a)</sub> | thermal resistance from junction to ambient | in free air | 40    | K/W  |
| R <sub>th(j-c)</sub> | thermal resistance from junction to case    | in free air | 1.0   | K/W  |

### 11 QUALITY SPECIFICATION

In accordance with "SNW-FQ611-part D" if this device is used as an audio amplifier (except for ESD, see also Chapter 9).

## Power stage $2 \times 50 \text{ W}$ class-D audio amplifier

TDA8926

### 12 DC CHARACTERISTICS

 $V_P = \pm 25 \text{ V}$ ;  $T_{amb} = 25 \,^{\circ}\text{C}$ ; measured in test diagram of Fig.6; unless otherwise specified.

| SYMBOL                  | PARAMETER                            | CONDITIONS                       | MIN. | TYP. | MAX.              | UNIT |
|-------------------------|--------------------------------------|----------------------------------|------|------|-------------------|------|
| Supply                  |                                      | 1                                | '    | 1    | 1                 | -    |
| V <sub>P</sub>          | supply voltage                       | note 1                           | ±15  | ±25  | ±30               | V    |
| I <sub>q(tot)</sub>     | total quiescent current              | no load connected                | _    | 35   | 45                | mA   |
|                         |                                      | outputs floating                 | _    | 5    | 10                | mA   |
| Internal stabil         | izer logic supply (pin STAB)         |                                  |      |      |                   |      |
| V <sub>O(STAB)</sub>    | stabilizer output voltage            |                                  | 11   | 13   | 15                | V    |
| Switch inputs           | (pins SW1 and SW2)                   |                                  |      |      |                   | -    |
| V <sub>IH</sub>         | HIGH-level input voltage             | referenced to V <sub>SS</sub>    | 10   | _    | V <sub>STAB</sub> | V    |
| V <sub>IL</sub>         | LOW-level input voltage              | referenced to V <sub>SS</sub>    | 0    | _    | 2                 | V    |
| Control outpu           | ts (pins REL1 and REL2)              |                                  | •    | •    | •                 | -    |
| V <sub>OH</sub>         | HIGH-level output voltage            | referenced to V <sub>SS</sub>    | 10   | _    | V <sub>STAB</sub> | V    |
| V <sub>OL</sub>         | LOW-level output voltage             | referenced to V <sub>SS</sub>    | 0    | _    | 2                 | V    |
| Diagnostic ou           | tput (pin DIAG, open-drain)          |                                  | •    |      |                   |      |
| V <sub>OL</sub>         | LOW-level output voltage             | I <sub>DIAG</sub> = 1 mA; note 2 | 0    | _    | 1.0               | V    |
| I <sub>LO</sub>         | output leakage current               | no error condition               | _    | _    | 50                | μΑ   |
| Enable inputs           | (pins EN1 and EN2)                   |                                  | ,    |      |                   |      |
| V <sub>IH</sub>         | HIGH-level input voltage             | referenced to V <sub>SS</sub>    | _    | 9    | V <sub>STAB</sub> | V    |
| V <sub>IL</sub>         | LOW-level input voltage              | referenced to V <sub>SS</sub>    | 0    | 5    | _                 | V    |
| V <sub>EN(hys)</sub>    | hysteresis voltage                   |                                  | _    | 4    | _                 | V    |
| I <sub>I(EN)</sub>      | input current                        |                                  | _    | _    | 300               | μΑ   |
| Switching-on            | input (pin POWERUP)                  |                                  |      |      |                   |      |
| V <sub>POWERUP</sub>    | operating voltage                    | referenced to V <sub>SS</sub>    | 5    | _    | 12                | V    |
| I <sub>I(POWERUP)</sub> | input current                        | V <sub>POWERUP</sub> = 12 V      | _    | 100  | 170               | μΑ   |
| Temperature p           | protection                           |                                  |      |      |                   |      |
| T <sub>diag</sub>       | temperature activating diagnostic    | $V_{DIAG} = V_{DIAG(LOW)}$       | 150  | _    | _                 | °C   |
| T <sub>hys</sub>        | hysteresis on temperature diagnostic | $V_{DIAG} = V_{DIAG(LOW)}$       | _    | 20   | -                 | °C   |

### **Notes**

- 1. The circuit is DC adjusted at  $V_P = \pm 15$  to  $\pm 30$  V.
- 2. Temperature sensor or maximum current sensor activated.

### Power stage $2 \times 50$ W class-D audio amplifier

TDA8926

#### 13 AC CHARACTERISTICS

| SYMBOL             | PARAMETER                 | CONDITIONS  | MIN.              | TYP. | MAX. | UNIT |
|--------------------|---------------------------|---|-------------------|------|------|------|
| Single-ended       | application; note 1       | -   |                   | •    |      | •    |
| Po                 | output power              | $R_L = 8 \Omega; V_P = \pm 25 V$                          |                   |      |      |      |
|                    |                           | THD = 0.5%  | 25 <sup>(2)</sup> | 30   | _    | W    |
|                    |                           | THD = 10%   | 30(2)             | 37   | _    | W    |
|                    |                           | $R_L = 8 \Omega; V_P = \pm 30 V$                          |                   |      |      |      |
|                    |                           | THD = 0.5%  | _                 | 40   | _    | W    |
|                    |                           | THD = 10%   | _                 | 52   | _    | W    |
|                    |                           | $R_L = 4 \Omega; V_P = \pm 21 V$                          |                   |      |      |      |
|                    |                           | THD = 0.5%  | 30(2)             | 40   | _    | W    |
|                    |                           | THD = 10%   | 40(2)             | 50   | _    | W    |
| THD                | total harmonic distortion | P <sub>o</sub> = 1 W; note 3                              |                   |      |      |      |
|                    |                           | f <sub>i</sub> = 1 kHz                                    | _                 | 0.01 | 0.05 | %    |
|                    |                           | f <sub>i</sub> = 10 kHz                                   | _                 | 0.1  | _    | %    |
| G <sub>v(cl)</sub> | closed-loop voltage gain  |   | 29                | 30   | 31   | dB   |
| η                  | efficiency                | $P_0 = 30 \text{ W}; f_i = 1 \text{ kHz}; \text{ note 4}$ | _                 | 94   | _    | %    |
| Mono BTL app       | olication; note 5         |   |                   | •    | '    |      |
| Po                 | output power              | R <sub>L</sub> = 8 Ω; THD = 0.5%                          | 70(2)             | 80   | _    | W    |
|                    |                           | R <sub>L</sub> = 8 Ω; THD = 10%                           | 80(2)             | 100  | _    | W    |
| THD                | total harmonic distortion | P <sub>o</sub> = 1 W; note 3                              |                   |      |      |      |
|                    |                           | f <sub>i</sub> = 1 kHz                                    | _                 | 0.01 | 0.05 | %    |
|                    |                           | f <sub>i</sub> = 10 kHz                                   | _                 | 0.1  | _    | %    |
| G <sub>v(cl)</sub> | closed loop voltage gain  |   | 35                | 36   | 37   | dB   |
| η                  | efficiency                | P <sub>o</sub> = 30 W; f <sub>i</sub> = 1 kHz; note 4     | _                 | 94   | _    | %    |

#### **Notes**

- 1.  $V_P = \pm 25 \text{ V}$ ;  $R_L = 8 \Omega$ ;  $f_i = 1 \text{ kHz}$ ;  $f_{osc} = 310 \text{ kHz}$ ;  $R_s = 0.1 \Omega$  (series resistance of filter coil);  $T_{amb} = 25 \,^{\circ}\text{C}$ ; measured in reference design (SE application) shown in Fig.7; unless otherwise specified.
- 2. Indirectly measured; based on R<sub>ds(on)</sub> measurement.
- 3. Total Harmonic Distortion (THD) is measured in a bandwidth of 22 Hz to 22 kHz. When distortion is measured using a low-order low-pass filter a significantly higher value will be found, due to the switching frequency outside the audio band.
- 4. Efficiency for power stage; output power measured across the loudspeaker load.
- 5.  $V_P = \pm 21 \text{ V}$ ;  $R_L = 8 \Omega$ ;  $f_i = 1 \text{ kHz}$ ;  $f_{osc} = 310 \text{ kHz}$ ;  $R_s = 0.1 \Omega$  (series resistance of filter coil);  $T_{amb} = 25 \,^{\circ}\text{C}$ ; measured in reference design (BTL application) shown in Fig.7; unless otherwise specified.

### Power stage $2 \times 50 \text{ W}$ class-D audio amplifier

TDA8926

### 14 SWITCHING CHARACTERISTICS

 $V_P = \pm 25 \text{ V}$ ;  $T_{amb} = 25 \,^{\circ}\text{C}$ ; measured in Fig.6; unless otherwise specified.

| SYMBOL              | PARAMETER                                   | CONDITIONS                               | MIN. | TYP. | MAX. | UNIT |  |  |
|---------------------|---|--|------|------|------|------|--|--|
| PWM outputs (       | PWM outputs (pins OUT1 and OUT2); see Fig.5 |  |      |      |      |      |  |  |
| t <sub>r</sub>      | rise time                                   |  | _    | 30   | _    | ns   |  |  |
| t <sub>f</sub>      | fall time                                   |  | _    | 30   | _    | ns   |  |  |
| t <sub>blank</sub>  | blanking time                               |  | -    | 70   | _    | ns   |  |  |
| t <sub>PD</sub>     | propagation delay                           | from pin SW1 (SW2) to<br>pin OUT1 (OUT2) | _    | 20   | _    | ns   |  |  |
| t <sub>W(min)</sub> | minimum pulse width                         | note 1                                   | _    | 220  | 270  | ns   |  |  |
| R <sub>ds(on)</sub> | on-resistance of the output transistors     |  | _    | 0.2  | 0.3  | Ω    |  |  |

#### Note

1. When used in combination with controller TDA8929T, the effective minimum pulse width during clipping is 0.5t<sub>W(min)</sub>.


### 14.1 Duty factor

For the practical useable minimum and maximum duty factor ( $\delta$ ) which determines the maximum output power:

$$\frac{t_{W(min)} \times f_{osc}}{2} \times 100\% < \delta < \left(1 - \frac{t_{W(min)} \times f_{osc}}{2}\right) \times 100\%$$

Using the typical values:  $3.5\% < \delta < 96.5\%$ .


TDA8926



Philips Semiconductors

TDA8926

# 15 **TEST AND APPLICATION INFORMATION**



### Power stage $2 \times 50$ W class-D audio amplifier

TDA8926

#### 15.1 BTL application

When using the system in a mono BTL application (for more output power), the inputs of both channels of the PWM modulator must be connected in parallel; the phase of one of the inputs must be inverted. In principle the loudspeaker can be connected between the outputs of the two single-ended demodulation filters.

### 15.2 Package ground connection

The heatsink of the TDA8926J is connected internally to V<sub>SS</sub>.

#### 15.3 Output power

The output power in single-ended applications can be estimated using the formula

$$P_{o(1\%)} = \frac{\left[\frac{R_L}{(R_L + R_{ds(on)} + R_s)} \times V_P \times (1 - t_{W(min)} \times f_{osc})\right]^2}{2 \times R_L}$$

 $\label{eq:themaximum} \text{The maximum current } I_{O(\text{max})} \, = \, \frac{[\,V_{P} \times (1 - t_{W(\text{min})} \times f_{\text{osc}})\,]}{R_{L} + R_{ds(\text{on})} + R_{s}} \, \, \, \text{should not exceed 5 A.}$ 

The output power in BTL applications can be estimated using the formula

$$\mathsf{P}_{o(1\%)} = \frac{\left[\frac{\mathsf{R}_L}{\mathsf{R}_L + 2 \times (\mathsf{R}_{ds(on)} + \mathsf{R}_s)} \times 2\mathsf{V}_\mathsf{P} \times (1 - t_{W(min)} \times f_{osc})\right]^2}{2 \times \mathsf{R}_L}$$

$$\label{eq:local_problem} \text{The maximum current } I_{O(\text{max})} \, = \, \frac{[2V_P \times (1-t_{W(\text{min})} \times f_{\text{osc}})]}{R_L + 2 \times (R_{ds(\text{on})} + R_s)} \, \text{ should not exceed 5 A.}$$

Where:

R<sub>L</sub> = load impedance

R<sub>s</sub> = series resistance of filter coil

 $P_{o(1\%)}$  = output power just at clipping

The output power at THD = 10%:  $P_{o(10\%)} = 1.25 \times P_{o(1\%)}$ .

### 15.4 Reference design

The reference design for a two-chip class-D audio amplifier for TDA8926J and controller TDA8929T is shown in Fig.7. The Printed-Circuit Board (PCB) layout is shown in Fig.8. The bill of materials is given in Table 1.

Preliminary specification

Philips Semiconductors

C1 220 nF mode select  $V_{DDA}$  $V_{DDD}$ VSSD 220 nF 1 C11 R19 39 kΩ R20 560 pF 560 pF  $V_{DD1}$  $V_{DD2}$ QGND 39 kΩ C18 1 12 on MODE 5.6 Ω L2  $5.6 \Omega$ mute SW2 OUT2-(5.6 V) off S1 SW2 REL2 REL2 OUT2 L C8 Sumida 33 uH 4 or 8  $\Omega$ CDRH127-330 EN2 EN2 R1 OSC GND C19 1 nF 7777 QGND R15 24 Ω U2 U1 12 VDDD OUT2+ 27 kΩ BOOT2 C14 470 nF VSSA . СЗ R24  $V_{DD1}$ TDA8929T 19 STAB 200 kΩ TDA8926J  $V_{DDD}$ **POWERUP** 220 nF  $V_{DD2}$ OUT2-SGND1 D2 ± C4 220 nF TDA8927J (7.5 V) C7 \_\_ C6 ± 220 nF STAB VSSD GND ← ► GND V<sub>SSD</sub> ← SGND2 220 nF ± C43 220 nF QGND OUT1+ VSS2 R10 180 pF DIAG 22 ± C17 220 nF VSS1 IN1-DIAGCUR 1 kΩ C20 1 nF T CONTROLLER POWER STAGE C16 470 nF C22 330 pF R16 24 Ω IN1 BOOT1 OUT1-EN1 EN1 21 REL1 REL1 Sumida 33 µH CDRH127-330 4 or 8 Ω ι<sub>ουτ1</sub>= 23 15 nF SW1 SW1 C23 上 24 330 pF PWM1 L4 OUT1+ IN2-20 R14 5.6 Ω R13 5.6 Ω QĞND outputs ± 560 pF V<sub>SSD</sub> V<sub>DDD</sub> R5 10 kΩ R6 10 kΩ R7 10 kΩ R4 10 kΩ QGND L7 bead C30 T C28 C29 L5 bead ► V<sub>DDA</sub> 1 nF C40 : 47 μF (35 V) 1 nF 1 nF C36 C37 C34  $V_{DD}$ 220 nF +25 V R21 C32 1500 μF (35 V) 10 kΩ 220 nF 0 GND O GND input input 2 2 C35 0 3 R22 9.1 kΩ C33 220 nF 1500 μF (35 V) ± C38 -25 V V<sub>SS</sub> C39 + 47 μF (35 V) QGND QGND 220 nF 220 nF C31 1 nF 7/2/2 bead L6

R21 and R22 are necessary only in BTL applications with asymmetrical supply.

BTL: remove R6, R7, C23, C26 and C27 and close J5 and J6.

inputs

Vss

C22 and C23 influence the low-pass frequency response and should be tuned with the real load (loudspeaker).

Inputs floating or inputs referenced to QGND (close J1 and J4) or referenced to V<sub>SS</sub> (close J2 and J3) for an input signal ground reference.


Fig.7 Two-chip class-D audio amplifier application diagram for TDA8926J and controller TDA8929T.

power supply


MLD633

Philips Semiconductors


Silk screen top, top view



Copper top, top view



Silk screen bottom, top view



Copper bottom, top view

MLD634

Fig.8 Printed-circuit board layout for TDA8926J and controller TDA8929T.

Preliminary specification

## Power stage $2 \times 50 \text{ W}$ class-D audio amplifier

TDA8926

### 15.5 Reference design bill of material

**Table 1** Two-chip class-D audio amplifier PCB (Version 2.1; 03-2001) for TDA8926J and TDA8929T (see Figs 7 and 8)

| COMPONENT  | DESCRIPTION  | VALUE        | COMMENTS   |
|--|--|--------------|--|
| In1 and In2  | Cinch input connectors   |              | 2 × Farnell: 152-396                                   |
| Out1, Out2, V <sub>DD</sub> ,<br>GND and V <sub>SS</sub> | supply/output connectors   |              | 2 × Augat 5KEV-02;<br>1 × Augat 5KEV-03                |
| S1   | on/mute/off switch   |              | PCB switch Knitter ATE 1 E M-O-M                       |
| U1   | power stage IC   | TDA8926J/27J | DBS17P package   |
| U2   | controller IC  | TDA8929T     | SO24 package   |
| L2 and L4  | demodulation filter coils  | 33 μΗ        | 2 × Sumida CDRH127-330                                 |
| L5, L6 and L7  | power supply ferrite beads   |              | 3 × Murata BL01RN1-A62                                 |
| C1 and C2  | supply decoupling capacitors for V <sub>DD</sub> to V <sub>SS</sub> of the controller  | 220 nF/63 V  | 2 × SMD1206  |
| C3   | clock decoupling capacitor   | 220 nF/63 V  | SMD1206  |
| C4   | 12 V decoupling capacitor of the controller  | 220 nF/63 V  | SMD1206  |
| C5   | 12 V decoupling capacitor of the power stage   | 220 nF/63 V  | SMD1206  |
| C6 and C7  | supply decoupling capacitors for V <sub>DD</sub> to V <sub>SS</sub> of the power stage | 220 nF/63 V  | SMD1206  |
| C8 and C9  | bootstrap capacitors   | 15 nF/50 V   | 2 × SMD0805  |
| C10, C11,<br>C12 and C13                                 | snubber capacitors   | 560 pF/100 V | 4 × SMD0805  |
| C14 and C16  | demodulation filter capacitors   | 470 nF/63 V  | 2 × MKT  |
| C15 and C17  | resonance suppress capacitors  | 220 nF/63 V  | 2 × SMD1206  |
| C18, C19,<br>C20 and C21                                 | common mode HF coupling capacitors   | 1 nF/50 V    | 4 × SMD0805  |
| C22 and C23  | input filter capacitors  | 330 pF/50 V  | 2 × SMD1206  |
| C24, C25,<br>C26 and C27                                 | input capacitors   | 470 nF/63 V  | 4 × MKT  |
| C28, C29,<br>C30 and C31                                 | common mode HF coupling capacitors   | 1 nF/50 V    | 2 × SMD0805  |
| C32 and C33  | power supply decoupling capacitors   | 220 nF/63 V  | 2 × SMD1206  |
| C34 and C35  | power supply electrolytic capacitors   | 1500 μF/35 V | 2 × Rubycon ZL very low ESR (large switching currents) |
| C36, C37,<br>C38 and C39                                 | analog supply decoupling capacitors  | 220 nF/63 V  | 4 × SMD1206  |
| C40 and C41  | analog supply electrolytic capacitors  | 47 μF/35 V   | 2 × Rubycon ZA low ESR                                 |
| C43  | diagnostic capacitor   | 180 pF/50 V  | SMD1206  |
| C44  | mode capacitor   | 220 nF/63 V  | SMD1206  |
| D1   | 5.6 V Zener diode  | BZX79C5V6    | DO-35  |
| D2   | 7.5 V Zener diode  | BZX79C7V5    | DO-35  |
| R1   | clock adjustment resistor  | 27 kΩ        | SMD1206  |


# Power stage $2 \times 50 \text{ W}$ class-D audio amplifier

TDA8926

| COMPONENT                | DESCRIPTION                                       | VALUE          | COMMENTS    |
|--------------------------|---|----------------|-------------|
| R4, R5,<br>R6 and R7     | input resistors                                   | 10 kΩ          | 4 × SMD1206 |
| R10                      | diagnostic resistor                               | 1 kΩ           | SMD1206     |
| R11, R12,<br>R13 and R14 | snubber resistors                                 | 5.6 Ω; >0.25 W | 4 × SMD1206 |
| R15 and R16              | resonance suppression resistors                   | 24 Ω           | 2 × SMD1206 |
| R19                      | mode select resistor                              | 39 kΩ          | SMD1206     |
| R20                      | mute select resistor                              | 39 kΩ          | SMD1206     |
| R21                      | resistor needed when using an asymmetrical supply | 10 kΩ          | SMD1206     |
| R22                      | resistor needed when using an asymmetrical supply | 9.1 kΩ         | SMD1206     |
| R24                      | bias resistor for powering-up the power stage     | 200 kΩ         | SMD1206     |


TDA8926

### 15.6 Curves measured in reference design




- $2 \times 8 \Omega$  SE;  $V_P = \pm 25 V$ .
- (1) 10 kHz.
- (2) 1 kHz.
- (3) 100 Hz.

Fig.9 Total harmonic distortion plus noise as a function of output power.




- $2 \times 8~\Omega$  SE;  $V_P = \pm 25~V$ .
- (1)  $P_0 = 10 \text{ W}.$
- (2)  $P_0 = 1 W$ .

Fig.10 Total harmonic distortion plus noise as a function of input frequency.



- $2 \times 4 \Omega$  SE;  $V_P = \pm 21 V$ .
- (1) 10 kHz.
- (2) 1 kHz.
- (3) 100 Hz.

Fig.11 Total harmonic distortion plus noise as a function of output power.



- $2 \times 4 \Omega$  SE;  $V_P = \pm 21 \text{ V}.$
- (1)  $P_0 = 10 \text{ W}.$
- (2)  $P_0 = 1 W$ .

Fig.12 Total harmonic distortion plus as a function of input frequency.

TDA8926






Fig.13 Total harmonic distortion plus noise as a function of output power.


(2) 1 kHz.

(3) 100 Hz.




function of input frequency.






TDA8926



THD + N = 0.5%;  $f_i = 1 \text{ kHz}$ .

- (1)  $1 \times 8 \Omega$  BTL.
- (2)  $2 \times 4 \Omega$  SE.
- (3)  $2 \times 8 \Omega$  SE.


Fig.17 Output power as a function of supply voltage.



THD + N = 10%;  $f_i = 1 \text{ kHz}$ .

- (1)  $1 \times 8 \Omega$  BTL.
- (2)  $2 \times 4 \Omega$  SE.
- (3)  $2 \times 8 \Omega$  SE.


Fig.18 Output power as a function of supply voltage.



 $2 \times 8 \Omega$  SE;  $V_P = \pm 21 V$ .

- (1)  $P_0 = 10 \text{ W}.$
- (2)  $P_0 = 1 W$ .

Fig.19 Channel separation as a function of input frequency.




 $2 \times 4 \Omega$  SE;  $V_P = \pm 21 \text{ V}.$ 

- (1)  $P_0 = 10 \text{ W}.$
- (2)  $P_0 = 1 W$ .

Fig.20 Channel separation as a function of input frequency.


TDA8926



 $V_P = \pm 21 \text{ V}; V_i = 100 \text{ mV}; R_s = 10 \text{ k}\Omega/C_i = 330 \text{ pF}.$ 

- (1)  $1 \times 8 \Omega$  BTL.
- (2)  $2 \times 8 \Omega$  SE.
- (3)  $2 \times 4 \Omega$  SE.


Fig.21 Gain as a function of input frequency.



 $V_P=\pm 21$  V;  $V_i=100$  mV;  $R_s=0~\Omega.$ 

- (1)  $1 \times 8 \Omega$  BTL.
- (2)  $2 \times 8 \Omega$  SE.
- (3)  $2 \times 4 \Omega$  SE.


Fig.22 Gain as a function of input frequency.



 $V_P = \pm 21 \text{ V}; V_{ripple(p-p)} = 2 \text{ V}.$ 

- (1) Both supply lines in antiphase.
- (2) Both supply lines in phase.
- (3) One supply line rippled.

Fig.23 Supply voltage ripple rejection as a function of input frequency.



 $V_P = \pm 21 \text{ V}.$ 

- (1)  $f_{ripple} = 1 \text{ kHz}.$
- (2)  $f_{ripple} = 100 \text{ Hz}.$
- (3)  $f_{ripple} = 10 \text{ Hz}.$

Fig.24 Supply voltage ripple rejection as a function of ripple voltage (peak-to-peak value).

TDA8926




Fig.25 Quiescent current as a function of supply voltage.






Fig.26 Clock frequency as a function of supply voltage.



 $V_P=\pm 21~V;\,1500~\mu F$  per supply line;  $f_i$  = 10 Hz.

- (1)  $1 \times 4 \Omega$  SE.
- (2)  $1 \times 8 \Omega$  SE.

Fig.27 Supply voltage ripple as a function of output power.




 $V_P = \pm 21 \text{ V}$ ; 1500  $\mu\text{F}$  per supply line.

- (1)  $P_o = 30 \text{ W} \text{ into } 1 \times 4 \Omega \text{ SE}.$
- (2)  $P_0 = 15 \text{ W into } 1 \times 8 \Omega \text{ SE.}$

Fig.28 Supply voltage ripple rejection as a function of input frequency.


TDA8926



 $V_P$  = ±21 V;  $P_o$  = 1 W in 2  $\times$  8  $\Omega.$ 

- (1) 10 kHz.
- (2) 1 kHz.
- (3) 100 Hz.

Fig.29 Total harmonic distortion plus noise as a function of clock frequency.



 $V_P$  = ±21 V;  $R_L$  = 2  $\times$  8  $\Omega;$   $f_i$  = 1 kHz; THD + N = 10%.

Fig.30 Output power as a function of clock frequency.





Fig.31 Quiescent current as a function of clock frequency.




TDA8926

### 16 PACKAGE OUTLINE

DBS17P: plastic DIL-bent-SIL power package; 17 leads (lead length 12 mm)

SOT243-1



#### Note

4.4

0.60

0.38

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

23.6

19.6

| OUTLINE  |     | REFERENCES EU |      |  | EUROPEAN   | ISSUE DATE                      |  |
|----------|-----|---------------|------|--|------------|---------------------------------|--|
| VERSION  | IEC | JEDEC         | EIAJ |  | PROJECTION | ISSUE DATE                      |  |
| SOT243-1 |     |               |      |  |            | <del>97-12-16</del><br>99-12-17 |  |

11.0

1.6

2002 Oct 10 26

### Power stage $2 \times 50$ W class-D audio amplifier

TDA8926

#### 17 SOLDERING

### 17.1 Introduction to soldering through-hole mount packages

This text gives a brief insight to wave, dip and manual soldering. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398 652 90011).

Wave soldering is the preferred method for mounting of through-hole mount IC packages on a printed-circuit board.

### 17.2 Soldering by dipping or by solder wave

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joints for more than 5 seconds.

The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ( $T_{stg(max)}$ ). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

#### 17.3 Manual soldering

Apply the soldering iron (24 V or less) to the lead(s) of the package, either below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

#### 17.4 Suitability of through-hole mount IC packages for dipping and wave soldering methods

| PACKAGE                   | SOLDERING METHOD |                         |
|---------------------------|------------------|-------------------------|
| PACKAGE                   | DIPPING          | WAVE                    |
| DBS, DIP, HDIP, SDIP, SIL | suitable         | suitable <sup>(1)</sup> |

### Note

1. For SDIP packages, the longitudinal axis must be parallel to the transport direction of the printed-circuit board.

### Power stage $2 \times 50$ W class-D audio amplifier

TDA8926

#### **18 DATA SHEET STATUS**

| LEVEL | DATA SHEET<br>STATUS <sup>(1)</sup> | PRODUCT<br>STATUS(2)(3) | DEFINITION   |
|-------|-------------------------------------|-------------------------|--|
| I     | Objective data                      | Development             | This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.  |
| II    | Preliminary data                    | Qualification           | This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.             |
| III   | Product data                        | Production              | This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). |

#### **Notes**

- 1. Please consult the most recently issued data sheet before initiating or completing a design.
- 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- 3. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

#### 19 DEFINITIONS

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### 20 DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

TDA8926

**NOTES** 

TDA8926

**NOTES** 

TDA8926

### **NOTES**

### Philips Semiconductors – a worldwide company

#### **Contact information**

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2002

SCA74

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

753503/02/pp32

Date of release: 2002 Oct 10

Document order number: 9397 750 09591

Let's make things better.

Philips Semiconductors



