# SGS-THOMSON MICROELECTRONICS

TDA7345

DIGITALLY CONTROLLED AUDIO PROCESSOR WITH SURROUND SOUND MATRIX

PRODUCT PREVIEW

- 1 STEREO INPUT
- VOLUME CONTROL IN 1.25dB STEP
- TREBLE AND BASS CONTROL
- THREE SURROUND MODES ARE AVAILABLE:
  – MOVIE, MUSIC AND SIMULATED
- FOUR SPEAKER ATTENUATORS:
  – 4 INDEPENDENT SPEAKERS CONTROL IN 1.25dB STEPS FOR BALANCE FACILITY
  – INDEPENDENT MUTE FUNCTION
- ALL FUNCTIONS PROGRAMMABLE VIA SERIAL BUS

**SO28**

ORDERING NUMBER: TDA7345D

DESCRIPTION

The TDA7345 is a volume tone (bass and treble) balance (Left/Right) processor for quality audio applications in car radio and Hi-Fi systems.
It reproduces surround sound by using phase shifters and a signal matrix. Control of all the functions is accomplished by serial bus.
The AC signal setting is obtained by resistor networks and switches combined with operational amplifiers.

Thanks to the used BIPOLAR/CMOS Technology, Low Distortion, Low Noise and DC stepping are obtained.

PIN CONNECTION

CREF	1	28 Vs
PS2	2	27 PS3
PS1	3	26 PS4
LP1	4	25 LP
HP1	5	24 REAR IN
HP2	6	23 REAR OUT
L-in	7	22 R-in
BASS-LA	8	21 BASS-RA
BASS-LB	9	20 BASS-RB
TREBLE-L	10	19 TREBLE-R
REC_OUT_L	11	18 DIG GND
REC_OUT_R	12	17 SDA
Lout	13	16 SCL
Rout	14	15 AGND

D94AU191A

BLOCK DIAGRAM

TEST CIRCUIT

THERMAL DATA

Symbol	Description		Value	Unit
$R_{th\ j\text{-}pins}$	Thermal Resistance Junction-pins	Max.	85	°C/W

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_S	Operating Supply Voltage	11	V
T_{amb}	Operating Ambient Temperature	-10 to 85	°C
T_{stg}	Storage Temperature Range	-55 to +150	°C

QUICK REFERENCE DATA

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_S	Supply Voltage	7	9	10.5	V
V_{CL}	Max. input signal handling	2			Vrms
THD	Total Harmonic Distortion V = 1Vrms f = 1KHz		0.02	0.1	%
S/N	Signal to Noise Ratio V out = 1Vrms (made = OFF)		106		dB
S_C	Channel Separation f = 1KHz		70		dB
	Volume Control 1.25dB step	-78.75		0	dB
	Treble Control (2db step)	-14		+14	dB
	Bass Control (2db step)	-14		+14	dB
	Balance Control 1.25dB step REC-OUT L & R	-38.75		0	dB
	Balance Control 1.25dB step (Lout, Rout)	-78.75		0	dB
	Mute Attenuation		90		dB

SGS-THOMSON
MICROELECTRONICS

ELECTRICAL CHARACTERISTICS (refer to the test circuit $T_{amb} = 25°C$, $V_S = 9V$, $R_L = 10K\Omega$,
$R_G = 600\Omega$, all controls flat (G = 0),Effect Ctrl = -6dB, MODE = OFF; f = 1KHz
unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
SUPPLY						
V_S	Supply Voltage		7	9	10.5	V
I_S	Supply Current		20	25	35	mA
SVR	Ripple Rejection	L_{CH} / $R_{CH\,out}$, Mode = OFF	60	80		dB
INPUT STAGE						
R_{II}	Input Resistance		35	50	65	$K\Omega$
V_{CL}	Clipping Level	THD = 0.3%; Lin or Rin	2	2.5		Vrms
		THD = 0.3%; Rin + Lin (2)		3.0		Vrms
C_{RANGE}	Control Range			19.68		dB
A_{VMIN}	Min. Attenuation		-1	0	1	dB
A_{VMAX}	Max. Attenuation		18.68	19.68	20.68	dB
A_{STEP}	Step Resolution		0.11	0.31	0.51	dB
V_{DC}	DC Steps	adjacent att. step	-3	0	3	mV
VOLUME CONTROL						
C_{RANGE}	Control Range		70	75		dB
A_{VMIN}	Min. Attenuation		-1	0	1	dB
A_{VMAX}	Max. Attenuation		70	75		dB
A_{STEP}	Step Resolution	Av = 0 to -40dB	0.5	1.25	1.75	dB
E_A	Attenuation Set Error	Av = 0 to -20dB	-1.5	0	1.5	dB
		Av = -20 to -60dB	-3		2	dB
E_T	Tracking Error				2	dB
V_{DC}	DC Steps	adjacent attenuation steps	-3	0	3	mV
BASS CONTROL (1)						
Gb	Control Range	Max. Boost/cut	±11.5	±14.0	±16.0	dB
B_{STEP}	Step Resolution		1	2	3	dB
R_B	Internal Feedback Resistance		32	44	56	$K\Omega$
TREBLE CONTROL (1)						
Gt	Control Range	Max. Boost/cut	±13	±14	±15	dB
T_{STEP}	Step Resolution		1	2	3	dB
EFFECT CONTROL						
C_{RANGE}	Control Range		- 21		- 6	dB
S_{STEP}	Step Resolution		0.5	1	1.5	dB

SGS-THOMSON
MICROELECTRONICS

ELECTRICAL CHARACTERISTICS (continued)
SURROUND SOUND MATRIX

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
G_{OFF}	In-phase Gain (OFF)	Mode OFF, Input signal of 1kHz, 1.4 V_{p-p}, $R_{in} \to R_{out}$ $L_{in} \to L_{out}$	-1.5	0	1.5	dB
D_{GOFF}	LR In-phase Gain Difference (OFF)	Mode OFF, Input signal of 1kHz, 1.4 V_{p-p} ($R_{in} \to R_{out}$), ($L_{in} \to L_{out}$)	-1.5	0	1.5	dB
G_{MOV1}	In-phase Gain (Movie 1)	Movie mode, Effect Ctrl = -6dB Input signal of 1kHz, 1.4 V_{p-p} $R_{in} \to R_{out}$, $L_{in} \to L_{out}$		7		dB
G_{MOV2}	In-phase Gain (Movie 2)	Movie mode, Effect Ctrl = -6dB Input signal of 1kHz, 1.4 V_{p-p} $R_{in} \to R_{out}$, $L_{in} \to L_{out}$		8		dB
D_{GMOV}	LR In-phase Gain Diffrence (Movie)	Movie mode, Effect Ctrl = -6dB Input signal of 1kHz, 1.4 V_{p-p} ($R_{in} \to R_{out}$) − ($L_{in} \to L_{out}$)		0		dB
G_{MUS1}	In-phase Gain (Music 1)	Music mode, Effect Ctrl = -6dB Input signal of 1kHz, 1.4 V_{p-p} ($R_{in} \to R_{out}$) − ($L_{in} \to L_{out}$)		6		dB
G_{MUS2}	In-phase Gain (Music 2)	Music mode, Effect Ctrl = -6dB Input signal of 1kHz, 1.4 V_{p-p} $R_{in} \to R_{out}$, $L_{in} \to L_{out}$		7.5		dB
D_{GMUS}	LR In-phase Gain Difference (Music)	Music mode, Effect Ctrl = -6dB Input signal of 1kHz, 1.4 V_{p-p} ($R_{in} \to R_{out}$) − ($L_{in} \to L_{out}$)		0		dB
L_{MON1}	Simulated L Output 1	Simulated Mode, Effect Ctrl = -6dB Input signal of 250Hz, 1.4 V_{p-p}, R_{in} and $L_{in} \to L_{out}$		4.5		dB
L_{MON2}	Simulated L Output 2	Simulated Mode, Effect Ctrl = -6dB Input signal of 1kHz, 1.4 V_{p-p}, R_{in} and $L_{in} \to L_{out}$		− 4.0		dB
L_{MON3}	Simulated L Output 3	Simulated Mode, Effect Ctrl = -6dB Input signal of 3.6kHz, 1.4 V_{p-p}, R_{in} and $L_{in} \to L_{out}$		7.0		dB
R_{MON1}	Simulated R Output 1	Simulated Mode, Effect Ctrl = -6dB Input signal of 250Hz, 1.4 V_{p-p}, R_{in} and $L_{in} \to R_{out}$		− 4.5		dB
R_{MON2}	Simulated R Output 2	Simulated Mode, Effect Ctrl = -6dB Input signal of 1kHz, 1.4 V_{p-p}, R_{in} and $L_{in} \to R_{out}$		3.8		dB
R_{MON3}	Simulated R Output 3	Simulated Mode, Effect Ctrl = -6dB Input signal of 3.6kHz, 1.4 V_{p-p}, R_{in} and $L_{in} \to R_{out}$		− 20		dB
R_{LP1}	Low Pass Filter Resistance		7.5	10	12.5	KΩ
R_{PS1}	Phase Shifter 1 Resistance		13.5	17.95	22.5	kΩ
R_{PS2}	Phase Shifter 2 Resistance		0.30	0.40	0.50	KΩ
R_{PS3}	Phase Shifter 3 Resistance		13.6	18.08	22.6	KΩ
R_{PS2}	Phase Shifter 4 Resistance		13.6	18.08	22.6	KΩ
R_{HPI}	High Pass Filter Resistance		45	60	75	KΩ
R_{LPF}	LP Pin Impedance		7.5	10	12.5	KΩ

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
SPEAKER ATTENUATORS (REC_OUT_L, REC_OUT_R)						
C_{range}	Control Range		35	37.5	40	dB
S_{STEP}	Step Resolution		0.5	1.25	1.75	dB
E_A	Attenuation set error		-1.5		1.5	dB
A_{MUTE}	Output Mute Attenuation		80	90		dB
V_{DC}	DC Steps	adjacent att. steps	-3	0	3	mV
SPEAKER ATTENUATORS (LOUT, ROUT)						
C_{range}	Control Range		70	75		dB
S_{STEP}	Step Resolution	Av = 0 to -40dB	0.5	1.25	1.75	dB
E_A	Attenuation set error	Av = 0 to 20dB	-1.5	0	1.5	dB
		Av = -20 to -60dB	-3	0	2	dB
V_{DC}	DC Steps	adjacent att. steps	-3	0	3	mV
A_{MUTE}	Output Mute Attenuation		80	90		dB
AUDIO OUTPUTS (LOUT, ROUT, REC_OUT_L, REC_OUT_R)						
V_{OCL}	Clipping Level	d = 0.3%	2	2.5		Vrms
R_{OUT}	Output resistance		100	200	300	Ω
V_{OUT}	DC Voltage Level		4.2	4.5	4.8	V
GENERAL						
$N_{O(OFF)}$	Output Noise (OFF)	B_W = 20Hz to 20KHz Output LOUT, ROUT, Output: REC-OUT-L, REC-OUT-R		8 8	15 15	µVrms µVrms
$N_{O(MOV)}$	Output Noise (Movie)	Mode =Movie , B_W = 20Hz to 20KHz R_{out} and L_{out} measurement		30		µVrms
$N_{O(MUS)}$	Output Noise (Music)	Mode = Music , B_W = 20Hz to 20KHz, R_{out} and L_{out} measurement		30		µVrms
$N_{O(MON)}$	Output Noise (Simulated)	Mode = Simulated, B_W = 20Hz to 20KHz R_{out} and L_{out} measurement		30		µVrms
d	Distorsion	Av = 0 ; V_{in} = 1Vrms		0.02	0.1	%
S_C	Channel Separation		60	70		dB
BUS INPUTS						
V_{IL}	Input Low Voltage				1	V
V_{IH}	Input High Voltage		3			V
I_{IN}	Input Current		-5		+5	µA
V_O	Output Voltage SDA Acknowledge	I_O = 1.6mA		0.4	0.8	V

Note:

(1) Bass and Treble response: The center frequency and the resonance quality can be choosen by
the external circuitry. A standard first order bass response can be realized by a standard feedback network.

(2) The peack voltage of the two input signals must be less then $\frac{V_S}{2}$:

$$(Lin + Rin)_{peak} \cdot A_{Vin} < \frac{V_S}{2}$$

I²C BUS INTERFACE

Data transmission from microprocessor to the TDA7345 and viceversa takes place through the 2 wires I²C BUS interface, consisting of the two lines SDA and SCL (pull-up resistors to positive supply voltage must be connected).

Data Validity

As shown in fig. 3, the data on the SDA line must be stable during the high period of the clock. The HIGH and LOW state of the data line can only change when the clock signal on the SCL line is LOW.

Start and Stop Conditions

As shown in fig.4 a start condition is a HIGH to LOW transition of the SDA line while SCL is HIGH. The stop condition is a LOW to HIGH transition of the SDA line while SCL is HIGH.

Byte Format

Every byte transferred on the SDA line must contain 8 bits. Each byte must be followed by an acknowledge bit. The MSB is transferred first.

Acknowledge

The master (μP) puts a resistive HIGH level on the SDA line during the acknowledge clock pulse (see fig. 5). The peripheral (audioprocessor) that acknowledges has to pull-down (LOW) the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during this clock pulse.

The audioprocessor which has been addressed has to generate an acknowledge after the reception of each byte, otherwise the SDA line remains at the HIGH level during the ninth clock pulse time. In this case the master transmitter can generate the STOP information in order to abort the transfer.

Transmission without Acknowledge

Avoiding to detect the acknowledge of the audioprocessor, the μP can use a simpler transmission: simply it waits one clock without checking the slave acknowledging, and sends the new data.

This approach of course is less protected from misworking and decreases the noise immunity.

Figure 3: Data Validity on the I²CBUS


Figure 4: Timing Diagram of I²CBUS

Figure 5: Acknowledge on the I²CBUS

SGS-THOMSON
MICROELECTRONICS

SOFTWARE SPECIFICATION

Interface Protocol

The interface protocol comprises:

■ A start condition (s)

■ A chip address byte, containing the TDA7345 address (the 8th bit of the byte must be 0). The TDA7345 must always acknowledge at the end of each transmitted byte.

■ A subaddress (function) bytes (identified by the MSB = 0)

■ A sequence of dates and subaddresses (N bytes + achnowledge. The dates are identified by MSB = 1, subaddresses by MSB = 0)

■ A stop condition (P)

D94AU194

Data Transferred (N-bytes + Acknowledge)

ACK = Achnowledge
S = Start
P = Stop

INTERFACE FEATURES

- Due to the fact that the MSB is used to select if the byte transmitted is a subaddress (function) or a data (value), between a start and stop condition, is possible to receive, how many subaddresses and datas as wanted.

- The subaddress (function) is fixed until a new subaddress is transmitted, so the TDA7345 can receive how many data as wanted for the selected subaddress (without the need for a new start condition)

- If TDA7345 receives a subaddress with the LSB = 1 the incremental bus is selected, so it enters in a loop condition that means that every acknowledge will increase automatically the subaddress (function) and it receives the data related to the new subaddress.

EXAMPLES

1) NO INCREMENTAL BUS

TDA7345 receives a start condition, the correct chip address, a subaddress with the LSB = 0 (no incremental bus), N-datas (all these datas concern the subaddress selected), a new subaddress, N-data, a stop condition.

So it can receive in a single transmission how many subaddress are necessary, and for each subaddress how many data are necessary.

2) INCREMENTAL BUS

TDA7345 receives a start condition, the correct chip address a subaddress with the LSB = 1 (incremental bus): now it is in a loop condition with an autoincrease of the subaddress.

The first data that it receives doesn't concern the subaddress sended but the next one, the second one concerns the subaddress sended plus two in the loop etc, and at the end it receives the stop condition.

In the pictures there are some examples:

S = start

ACK = acknowledge

B = 1 incremental bus, B = 0 no incremental bus

P = stop

1) one subaddress, with n data concerning that subaddress (no incremental bus)

D94AU195

2) one subaddress, (with incremental bus) , with n data (data1 that concerns subaddress +1, data 2 that concerns subaddress + 2 etc.)

CHIP ADDRESS		SUBADDRESS		DATA 1 ... DATA n	
MSB ... LSB		MSB ... LSB		MSB ... LSB	

| S | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | ACK | 0 | A0 | A1 | A2 | A3 | X | X | 1 | ACK | 1 | | DATA | | | | ACK | P |

D94AU196

3) more subaddress with more data

CHIP ADDRESS	SUBADDRESS	DATA 1 ... DATA n	SUBADDRESS	DATA 1 ... DATA n
MSB ... LSB	MSB ... LSB	MSB ... LSB	MSB ... LSB	MSB ... LSB

| S | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | ACK | 0 | A0 | A1 | A2 | A3 | X | X | 0 | ACK | 1 | | DATA | | | ACK | 0 | A0 | A1 | A2 | A3 | X | X | 0 | ACK | 1 | | DATA | | | ACK | 1 |

D94AU197

DATA BYTES
FUNCTION SELECTION
FIRST BYTE (subaddress)

The first byte select the function, it is identified by the MSB = 0

MSB							LSB	SUBADDRESS
	A0	A1	A2	A3			B	
0	0	0	0	X	X	X	B	VOLUME ATTENUATION & LOUDNESS
0	1	0	0	X	X	X	B	SURROUND & OUT & EFFECT CONTROL
0	0	1	0	X	X	X	B	BASS
0	1	1	0	X	X	X	B	TREBLE
0	0	0	1	X	X	X	B	REC-OUT-R
0	1	0	1	X	X	X	B	REC-OUT-L
0	0	1	1	X	X	X	B	R$_{OUT}$
0	1	1	1	0	X	X	B	L$_{OUT}$
0	1	1	1	1	X	X	B	INPUT STAGE CONTROL

B = 1 yes incremental bus;

B = 0 no incremental bus;

X = indifferent 0,1

SGS-THOMSON
MICROELECTRONICS

VALUE SELECTION

The second byte select the value, it is identified by the MSB = 1

VOLUME ATTENUATION								
MSB							**LSB**	**1.25 dB STEPS**
1					0	0	0	0
1					0	0	1	-1.25
1					0	1	0	-2.50
1					0	1	1	-3.75
1					1	0	0	-5.00
1					1	0	1	-6.25
1					1	1	0	-7.50
1					1	1	1	-8.75
								10 dB STEPS
1		0	0	0				0
1		0	0	1				-10
1		0	1	0				-20
1		0	1	1				-30
1		1	0	0				-40
1		1	0	1				-50
1		1	1	0				-60
1		1	1	1				-70

ATT SPEAKER L AND R								
MSB							**LSB**	**1.25 dB STEPS**
1					0	0	0	0
1					0	0	1	-1.25
1					0	1	0	-2.50
1					0	1	1	-3.75
1					1	0	0	-5.00
1					1	0	1	-6.25
1					1	1	0	-7.50
1					1	1	1	-8.75
								10 dB STEPS
1		0	0	0				0
1		0	0	1				-10
1		0	1	0				-20
1		0	1	1				-30
1		1	0	0				-40
1		1	0	1				-50
1		1	1	0				-60
1		1	1	1				-70
								MUTE
1	0							OFF
1	1							ON

ATT REC-OUT L AND R								
MSB							**LSB**	**1.25 dB STEPS**
1	X	X			0	0	0	0
1	X	X			0	0	1	-1.25
1	X	X			0	1	0	-2.50
1	X	X			0	1	1	-3.75
1	X	X			1	0	0	-5.00
1	X	X			1	0	1	-6.25
1	X	X			1	1	0	-7.50
1	X	X			1	1	1	-8.75
								10 dB STEPS
1	X	X	0	0				0
1	X	X	0	1				-10
1	X	X	1	0				-20
1	X	X	1	1				-30
1	X	X	1	1	1	1	1	MUTE

TREBLE/ BASS								
MSB							**LSB**	**2 dB STEPS**
1	X	X	X	0	1	1	1	14
1	X	X	X	0	1	1	0	12
1	X	X	X	0	1	0	1	10
1	X	X	X	0	1	0	0	8
1	X	X	X	0	0	1	1	6
1	X	X	X	0	0	1	0	4
1	X	X	X	0	0	0	1	2
1	X	X	X	0	0	0	0	0
1	X	X	X	1	0	0	0	0
1	X	X	X	1	0	0	1	-2
1	X	X	X	1	0	1	0	-4
1	X	X	X	1	0	1	1	-6
1	X	X	X	1	1	0	0	-8
1	X	X	X	1	1	0	1	-10
1	X	X	X	1	1	1	0	-12
1	X	X	X	1	1	1	1	-14

SURROUND & OUT & EFFECT CONTROL									
MSB								**LSB**	**SELECTION**
SELECTION									**SURROUND**
1							0	0	SIMULATED
1							0	1	MUSIC
1							1	0	MOVIE
1							1	1	OFF
SELECTION									**EFFECT CONTROL**
1	0	0	0	0					-6
1	0	0	0	1					-7
1	0	0	1	0					-8
1	0	0	1	1					-9
1	0	1	0	0					-10
1	0	1	0	1					-11
1	0	1	1	0					-12
1	0	1	1	1					-13
1	1	0	0	0					-14
1	1	0	0	1					-15
1	1	0	1	0					-16
1	1	0	1	1					-17
1	1	1	0	0					-18
1	1	1	0	1					-19
1	1	1	1	0					-20
1	1	1	1	1					-21

For example to select the music mode, out fix, effect control =-9dB:
1 0 0 1 1 1 0 1

INPUT CONTROL RANGE (0 TO -19.68dB)								
MSB							**LSB**	**0.3125 dB STEPS**
1	X				0	0	0	0
1	Xx				0	0	1	-0.3125
1	X				0	1	0	-0.625
1	X				0	1	1	-0.9375
1	X				1	0	0	-1.25
1	X				1	0	1	-1.5625
1	X				1	1	0	-1.875
1	X				1	1	1	-2.1875
								2.5 dB STEPS
1	X	0	0	0				0
1	X	0	0	1				-2.5
1	X	0	1	0				-5.0
1	X	0	1	1				-7.5
1	X	1	0	0				-10
1	X	1	0	1				-12.5
1	X	1	1	0				-15
1	X	1	1	1				-17.5

POWER ON RESET	
VOLUME ATTENUATION	MAX ATTENUATION,
TREBLE	-14dB
BASS	-14dB
SURROUND + EFFECT CONTROL	OFF + MAX ATTENUATION
ATT SPEAKER R	MUTE
ATT SPEAKER L	MUTE
ATT REC-OUT L	MUTE
ATT REC-OUT R	MUTE

PIN: HP1

LP1

V_S

10K

60K

GND

HP2

D94AU198

PIN: HP2

V_S

20µA

5.5K

60K

GND

HP1

5.5K

D94AU199

PIN: L_{in}, R_{in}

V_S

20µA

50K

GND

V_{REF}

D94AU200

PIN: BASS - LA, BASS - RA

V_S

20µA

GND

48K

BASS-LB

BASS-RB

D94AU201

PIN: BASS - LB, BASS - RB

V_S

20µA

GND

48K

BASS-LA

BASS-RA

D94AU202

PIN: TREBLE - L, TREBLE - R

V_S

20µA

25K

D94AU203

SGS-THOMSON
MICROELECTRONICS

PIN: L$_{OUT}$, R$_{OUT}$, REC-OUT-1 REC-OUT-R

D94AU204

PIN: SCL, SDA

D94AU205

PIN: LP

D94AU206

PIN: PS3, PS2

D94AU207

PIN: C$_{REF}$

D94AU208

PIN: PS2

D94AU209

PIN: PS1

D94AU210

PIN: LP1

D94AU211

PIN: REAR OUT

D94AU214

PIN: REAR IN

D94AU215

SGS-THOMSON
MICROELECTRONICS

SO28 PACKAGE MECHANICAL DATA

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			2.65			0.104
a1	0.1		0.3	0.004		0.012
b	0.35		0.49	0.014		0.019
b1	0.23		0.32	0.009		0.013
C		0.5			0.020	
c1	45° (typ.)					
D	17.7		18.1	0.697		0.713
E	10		10.65	0.394		0.419
e		1.27			0.050	
e3		16.51			0.65	
F	7.4		7.6	0.291		0.299
L	0.4		1.27	0.016		0.050
S	8° (max.)					

SGS-THOMSON
MICROELECTRONICS

SGS-THOMSON
MICROELECTRONICS