### **INTEGRATED CIRCUITS**

## DATA SHEET



# TDA6502; TDA6502A; TDA6503; TDA6503A

5 V mixers/oscillators and synthesizers for cable TV and VCR 2-band tuners

Product specification Supersedes data of 2000 Aug 02 File under Integrated Circuits, IC02

2001 Aug 22





## 5 V mixers/oscillators and synthesizers for cable TV and VCR 2-band tuners

TDA6502; TDA6502A; TDA6503; TDA6503A

| CONTENTS         |  |              | INTERNAL PIN CONFIGURATION                                    |
|------------------|--|--------------|---|
| 1                | FEATURES   | 15           | PACKAGE OUTLINE   |
| 2                | APPLICATIONS   | 16           | SOLDERING   |
| 3                | GENERAL DESCRIPTION  | 16.1         | Introduction to soldering surface mount                       |
| _                |  |              | packages  |
| 3.1<br>3.2       | I <sup>2</sup> C-bus format 3-wire bus format                                  | 16.2         | Reflow soldering  |
| _                |  | 16.3         | Wave soldering  |
| 4                | QUICK REFERENCE DATA   | 16.4<br>16.5 | Manual soldering Suitability of surface mount IC packages for |
| 5                | ORDERING INFORMATION   | 10.5         | wave and reflow soldering methods                             |
| 6                | BLOCK DIAGRAM  | 17           | DATA SHEET STATUS   |
| 7                | PINNING  | 18           | DEFINITIONS   |
| 8                | FUNCTIONAL DESCRIPTION   | 19           | DISCLAIMERS   |
| 8.1              | Control mode selection   | -            |   |
| 8.2              | I <sup>2</sup> C-bus data format: pin SW to ground                             | 20           | PURCHASE OF PHILIPS I <sup>2</sup> C COMPONENTS               |
| 8.2.1            | I <sup>2</sup> C-bus address selection   |              |   |
| 8.2.2            | Write mode   |              |   |
| 8.2.3<br>8.2.4   | Read mode Power-on reset   |              |   |
| 8.3              | 3-wire bus data format: pin SW to V <sub>CC</sub> or                           |              |   |
| 0.0              | open-circuit   |              |   |
| 8.3.1            | Power-on reset   |              |   |
| 9                | LIMITING VALUES  |              |   |
| 10               | THERMAL CHARACTERISTICS  |              |   |
| 11               | CHARACTERISTICS  |              |   |
| 12               | TIMING CHARACTERISTICS   |              |   |
| 13               | TEST AND APPLICATION INFORMATION   |              |   |
| 13.1             | Test circuits  |              |   |
| 13.2             | Measurement circuit  |              |   |
| 13.3             | Tuning amplifier   |              |   |
| 13.4             | Crystal oscillator   |              |   |
| 13.5             | Examples of I <sup>2</sup> C-bus data format sequences for TDA6502 and TDA6503 |              |   |
| 13.5.1           | Write sequences to register C2   |              |   |
| 13.5.2           | Read sequences from register C3  |              |   |
| 13.6             | Examples of 3-wire bus data format sequences                                   |              |   |
|                  | for TDA6502 and TDA6503  |              |   |
| 13.6.1           | 18-bit sequence  |              |   |
| 13.6.2<br>13.6.3 | 19-bit sequence  |              |   |
| 13.6.3           | ZZ-DIT SEGLIENCE   |              |   |

### 5 V mixers/oscillators and synthesizers for cable TV and VCR 2-band tuners

TDA6502; TDA6502A; TDA6503A

#### 1 FEATURES

- Single-chip 5 V mixer/oscillator and synthesizer for cable TV and VCR tuners
- Pin-to-pin compatible with TDA6402, TDA6402A, TDA6403 and TDA6403A
- Universal bus protocol (I<sup>2</sup>C-bus or 3-wire bus):
  - Bus protocol for 18 or 19-bit transmission (3-wire bus)
  - Extra protocol for 27-bit transmission (test modes and features for 3-wire bus)
  - Address + 4 data bytes transmission (I<sup>2</sup>C-bus 'write' mode)
  - Address + 1 status byte (I<sup>2</sup>C-bus 'read' mode)
  - 4 independent I<sup>2</sup>C-bus addresses.
- 1 PMOS buffer for UHF band selection (25 mA)
- 3 PMOS buffers for general purpose, e.g. 2 VHF sub-bands, FM sound trap (25 mA)
- 33 V tuning voltage output
- · In-lock detector
- 5-step analog-to-digital converter (3 bits in I<sup>2</sup>C-bus mode)
- 15-bit programmable divider
- Programmable reference divider ratio (64, 80 or 128)
- Programmable charge pump current (60 or 280 μA)
- · Varicap drive disable
- Balanced mixer with a common emitter input for VHF (single input)
- Balanced mixer with a common base input for UHF (balanced input)
- · 2-pin common emitter oscillator for VHF
- 4-pin common emitter oscillator for UHF
- IF preamplifier with asymmetrical 75  $\Omega$  output impedance able to drive loads from 75  $\Omega$  upwards
- Low power
- Low radiation
- Small size
- The TDA6502A and TDA6503A differ from the TDA6502 and TDA6503 by the UHF port protocol in the I<sup>2</sup>C-bus mode (see Tables 3 and 4).



#### 2 APPLICATIONS

 Cable tuners for TV and VCR (switched concept for VHF).

#### 3 GENERAL DESCRIPTION

The TDA6502, TDA6502A, TDA6503 and TDA6503A are programmable 2-band mixers/oscillators and synthesizers intended for VHF/UHF TV and VCR tuners (see Fig.1).

Partitioning of the bands is up to the customer as long as VHF is below 500 MHz and UHF is below 900 MHz.

The devices include two double balanced mixers and two oscillators for the VHF and UHF band respectively, an IF amplifier and a PLL synthesizer. The VHF band can be split-up into two sub-bands using a proper oscillator application and a switchable inductor.

Two pins are available between the mixer output and the IF amplifier input to enable IF filtering for improved signal handling.

The port register provides four PMOS ports. Band selection is provided by port register UHF. When port register UHF is 'on', the UHF mixer-oscillator is active and the VHF band is switched off. When port register UHF is 'off', the VHF mixer-oscillator is active and the UHF band is off. Port registers VHFL and VHFH are used to select the VHF sub-bands. Port register FMST is a general purpose port, that can be used to switch an FM sound trap. When the ports are used, the sum of the drain currents has to be limited to 30 mA.

The synthesizer consists of a 15-bit programmable divider, a crystal oscillator and its programmable reference divider and a phase comparator (phase/frequency detector) combined with a charge pump which drives the tuning amplifier, including the 33 V output at pin VT. Depending on the reference divider ratio (64, 80 or 128), the phase comparator operates at 62.5, 50 or 31.25 kHz with a 4 MHz crystal.

### 5 V mixers/oscillators and synthesizers for cable TV and VCR 2-band tuners

TDA6502; TDA6502A; TDA6503; TDA6503A

Depending on the voltage applied to pin SW (see Table 2) the device is operating in the I<sup>2</sup>C-bus mode or 3-wire bus mode.

In the 3-wire bus mode, pin LOCK/ADC is the 'lock' output of the PLL and is at LOW level when the PLL is locked. Lock detector bit FL of the status byte is set to logic 1 when the loop is locked and is read on the SDA line during a READ operation in I<sup>2</sup>C-bus mode only.

In the  $I^2$ C-bus mode only, pin LOCK/ADC is the ADC input for digital AFC control. The ADC code is read during a READ operation on the  $I^2$ C-bus.

In the test mode, in both I<sup>2</sup>C-bus mode and 3-wire bus mode, pin LOCK/ADC is used as a test output for  $f_{REF}$  and  $\frac{1}{2}f_{DIV}$ .

#### 3.1 I2C-bus format

Five serial bytes (including the address byte) are required to address the device, select the VCO frequency, program the four ports, set the charge pump current and set the reference divider ratio. The device has four independent I<sup>2</sup>C-bus addresses which can be selected by applying a specific voltage to pin CE/AS.

#### 3.2 3-wire bus format

Data is transmitted to the device during a HIGH level on pin CE/AS (enable line). The device is accessible with 18-bit and 19-bit data formats (see Figs 4 and 5). The first four bits are used to program the PMOS ports and the remaining bits control the programmable divider. A 27-bit data format (see Fig.6) may also be used to set the charge pump current, the reference divider ratio and the test modes.

It is not allowed to address the device with words whose length is different from 18, 19 or 27 bits.

**Table 1** Data word length for 3-wire bus format

| DATA WORD | REFERENCE<br>DIVIDER <sup>(1)</sup> | FREQUENCY<br>STEP |
|-----------|-------------------------------------|-------------------|
| 18-bit    | 64                                  | 62.50 kHz         |
| 19-bit    | 128                                 | 31.25 kHz         |
| 27-bit    | programmable                        | programmable      |

#### Note

 The selection of the reference divider is given by an automatic identification of the data word length. When the 27-bit format is used, the reference divider is controlled by bits RSA and RSB (see Table 8). More details are given in Section 8.3.

### 5 V mixers/oscillators and synthesizers for cable TV and VCR 2-band tuners

TDA6502; TDA6502A; TDA6503A

### 4 QUICK REFERENCE DATA

Measured over full voltage and temperature ranges.

| SYMBOL               | PARAMETER                        | CONDITIONS                                      | MIN. | TYP. | MAX. | UNIT |
|----------------------|----------------------------------|---|------|------|------|------|
| V <sub>CC</sub>      | supply voltage                   | operating                                       | 4.5  | 5    | 5.5  | V    |
| I <sub>CC</sub>      | supply current                   | all PMOS ports are off;<br>V <sub>CC</sub> = 5V | _    | 71   | -    | mA   |
| f <sub>XTAL</sub>    | crystal oscillator frequency     |   | _    | 4.0  | _    | MHz  |
| I <sub>o(PMOS)</sub> | PMOS port output current         | note 1  | _    | _    | 30   | mA   |
| P <sub>tot</sub>     | total power dissipation          | note 2  | _    | _    | 520  | mW   |
| T <sub>stg</sub>     | IC storage temperature           |   | -40  | _    | +150 | °C   |
| T <sub>amb</sub>     | ambient temperature              |   | -20  | _    | +85  | °C   |
| f <sub>RF</sub>      | RF frequency                     | VHF band  | 40   | _    | 800  | MHz  |
|                      |                                  | UHF band  | 200  | _    | 900  | MHz  |
| G <sub>V</sub>       | voltage gain                     | VHF band  | _    | 20   | _    | dB   |
|                      |                                  | UHF band  | _    | 32   | _    | dB   |
| NF                   | noise figure                     | VHF band  | _    | 7.5  | _    | dB   |
|                      |                                  | UHF band  | _    | 7    | _    | dB   |
| Vo                   | output voltage (causing 1% cross | VHF band  | -    | 110  | _    | dΒμV |
|                      | modulation in channel)           | UHF band  | _    | 110  | _    | dBμV |

### Notes

- 1. One buffer 'on',  $I_0 = 25$  mA; two buffers 'on', maximum sum of  $I_0 = 30$  mA.
- 2. The power dissipation is calculated as follows:

$$P_{tot} = V_{CC} \times (I_{CC} - I_o) + V_{P(sat)} \times I_o + \frac{(0.5 \times 33 \text{V})^2}{22 \text{ k}\Omega}$$

where:

 $V_{P(sat)}$  = output saturation voltage on the buffer output

I<sub>o</sub> = source current for one buffer output.


### 5 ORDERING INFORMATION

| TYPE     |        | PACKAGE   |          |
|----------|--------|---|----------|
| NUMBER   | NAME   | DESCRIPTION   | VERSION  |
| TDA6502  | SSOP28 | plastic shrink small outline package; 28 leads; body width 5.3 mm | SOT341-1 |
| TDA6502A |        |   |          |
| TDA6503  |        |   |          |
| TDA6503A |        |   |          |

### 5 V mixers/oscillators and synthesizers for cable TV and VCR 2-band tuners

TDA6502; TDA6502A; TDA6503; TDA6503

### 6 BLOCK DIAGRAM



## 5 V mixers/oscillators and synthesizers for cable TV and VCR 2-band tuners


TDA6502; TDA6502A; TDA6503; TDA6503A


### 7 PINNING

|                 | PIN                        |    | DESCRIPTION  |  |  |
|-----------------|----------------------------|----|--|--|--|
| SYMBOL          | TDA6502; TDA6503; TDA6503A |    |  |  |  |
| UHFIN1          | 1                          | 28 | UHF RF input 1   |  |  |
| UHFIN2          | 2                          | 27 | UHF RF input 2   |  |  |
| VHFIN           | 3                          | 26 | VHF RF input   |  |  |
| RFGND           | 4                          | 25 | RF ground  |  |  |
| IFFIL1          | 5                          | 24 | IF filter output 1   |  |  |
| IFFIL2          | 6                          | 23 | IF filter output 2   |  |  |
| PVHFL           | 7                          | 22 | PMOS port output, general purpose (e.g. VHF low sub-band)                                    |  |  |
| PVHFH           | 8                          | 21 | PMOS port output, general purpose (e.g. VHF high sub-band)                                   |  |  |
| PUHF            | 9                          | 20 | PMOS port output, UHF band   |  |  |
| FMST            | 10                         | 19 | PMOS port output, general purpose (e.g. FM sound trap)                                       |  |  |
| SW              | 11                         | 18 | bus format selection input: I <sup>2</sup> C-bus mode or 3-wire bus mode                     |  |  |
| CE/AS           | 12                         | 17 | chip enable input in 3-wire bus mode or address selection input in I <sup>2</sup> C-bus mode |  |  |
| DA              | 13                         | 16 | serial data input/output   |  |  |
| CL              | 14                         | 15 | serial clock input   |  |  |
| LOCK/ADC        | 15                         | 14 | lock detector output in 3-wire bus mode or ADC input in I <sup>2</sup> C-bus mode            |  |  |
| СР              | 16                         | 13 | charge pump output   |  |  |
| VT              | 17                         | 12 | tuning voltage output  |  |  |
| XTAL            | 18                         | 11 | crystal oscillator input   |  |  |
| V <sub>CC</sub> | 19                         | 10 | supply voltage   |  |  |
| IFOUT           | 20                         | 9  | IF output  |  |  |
| GND             | 21                         | 8  | digital ground   |  |  |
| VHFOSCIB        | 22                         | 7  | VHF oscillator input base  |  |  |
| OSCGND          | 23                         | 6  | oscillator ground  |  |  |
| VHFOSCOC        | 24                         | 5  | VHF oscillator output collector  |  |  |
| UHFOSCIB1       | 25                         | 4  | UHF oscillator input 1 (base)  |  |  |
| UHFOSCOC1       | 26                         | 3  | UHF oscillator output 1 (collector)  |  |  |
| UHFOSCOC2       | 27                         | 2  | UHF oscillator output 2 (collector)  |  |  |
| UHFOSCIB2       | 28                         | 1  | UHF oscillator input 2 (base)  |  |  |

### 5 V mixers/oscillators and synthesizers for cable TV and VCR 2-band tuners

TDA6502; TDA6502A; TDA6503; TDA6503A





### **8 FUNCTIONAL DESCRIPTION**

### 8.1 Control mode selection

The device is controlled via the I<sup>2</sup>C-bus or the 3-wire bus, depending on the voltage applied to pin SW (see Table 2).

A LOW level on pin SW enables the I<sup>2</sup>C-bus: pins CE/AS, DA and CL are used as address selection (AS), serial data (SDA) and serial clock (SCL) input respectively.

A HIGH level on pin SW enables the 3-wire bus: pins CE/AS, DA and CL are used as chip enable (CE), data and clock inputs respectively.

Table 2 Bus format selection

|          | PIN                  |                      |                             |                                     |  |  |
|----------|----------------------|----------------------|-----------------------------|-------------------------------------|--|--|
| SYMBOL   | TDA6502;<br>TDA6502A | TDA6503;<br>TDA6503A | I <sup>2</sup> C-BUS MODE   | 3-WIRE BUS MODE                     |  |  |
| SW       | 11                   | 18                   | LOW-level voltage or ground | HIGH-level voltage or open-circuit  |  |  |
| CE/AS    | 12                   | 17                   | address selection input     | enable input                        |  |  |
| DA       | 13                   | 16                   | serial data input           | data input                          |  |  |
| CL       | 14                   | 15                   | serial clock input          | clock input                         |  |  |
| LOCK/ADC | 15                   | 14                   | ADC input or test output    | lock detector output or test output |  |  |

### 5 V mixers/oscillators and synthesizers for cable TV and VCR 2-band tuners

TDA6502; TDA6502A; TDA6503; TDA6503;

### 8.2 I<sup>2</sup>C-bus data format: pin SW to ground

#### 8.2.1 I<sup>2</sup>C-BUS ADDRESS SELECTION

The module address contains programmable address bits MA1 and MA0 (see Tables 3, 4 and 9) which offer the possibility of having several synthesizers (up to 4) in one system by applying a specific voltage on pin CE/AS. The relationship between bits MA1 and MA0 and the input voltage applied to pin CE/AS is given in Table 6.

#### 8.2.2 WRITE MODE

The write mode is defined by the address byte ADB with bit  $R/\overline{W} = 0$  (see Tables 3 and 4).

Data bytes can be sent to the device after the address transmission (first byte). Four data bytes are needed to fully program the device.

The bus transceiver has an auto-increment facility which permits the programming of the device within one single transmission (address byte + 4 data bytes). The device can also be partially programmed providing that the first data byte following the address byte is divider byte DB1 or the control byte CB.

The first bit of the byte following the address byte indicates whether frequency data (first bit = 0) or control and band-switch data (first bit = 1) will follow. Until an  $I^2C$ -bus STOP command is sent by the controller, additional data bytes can be entered without the need to re-address the device.

The frequency register is loaded after the 8th clock pulse of byte DB2, the control register is loaded after the 8th clock pulse of the byte CB and the band-switch register is loaded after the 8th clock pulse of byte BB.

**Table 3** I<sup>2</sup>C-bus data format for write mode of TDA6502 and TDA6503

| NAME             | ВҮТЕ |     |     |     | В   | IT   |      |       |                      |
|------------------|------|-----|-----|-----|-----|------|------|-------|----------------------|
| NAME             | BILE | MSB |     |     |     |      |      |       | LSB                  |
| Address byte     | ADB  | 1   | 1   | 0   | 0   | 0    | MA1  | MA0   | $R/\overline{W} = 0$ |
| Divider byte 1   | DB1  | 0   | N14 | N13 | N12 | N11  | N10  | N9    | N8                   |
| Divider byte 2   | DB2  | N7  | N6  | N5  | N4  | N3   | N2   | N1    | N0                   |
| Control byte     | СВ   | 1   | СР  | T2  | T1  | T0   | RSA  | RSB   | os                   |
| Band-switch byte | BB   | Х   | Х   | Х   | Х   | FMST | PUHF | PVHFH | PVHFL                |

Table 4 12C-bus data format for write mode of TDA6502A and TDA6503A

| NAME             | BYTE |     |     |     | В   | IT   |      |       |                      |
|------------------|------|-----|-----|-----|-----|------|------|-------|----------------------|
| NAME             | BILE | MSB |     |     |     |      |      |       | LSB                  |
| Address byte     | ADB  | 1   | 1   | 0   | 0   | 0    | MA1  | MA0   | $R/\overline{W} = 0$ |
| Divider byte 1   | DB1  | 0   | N14 | N13 | N12 | N11  | N10  | N9    | N8                   |
| Divider byte 2   | DB2  | N7  | N6  | N5  | N4  | N3   | N2   | N1    | N0                   |
| Control byte     | СВ   | 1   | СР  | T2  | T1  | T0   | RSA  | RSB   | OS                   |
| Band-switch byte | BB   | Х   | Х   | Х   | Х   | PUHF | FMST | PVHFH | PVHFL                |

## 5 V mixers/oscillators and synthesizers for cable TV and VCR 2-band tuners

TDA6502; TDA6502A; TDA6503; TDA6503A

Table 5 Description of the bits used in Tables 3 and 4

| BIT                         | DESCRIPTION  |
|-----------------------------|--|
| MA1 and MA0                 | programmable address bits (see Table 6)  |
| R/W                         | logic 0 for write mode   |
| N14 to N0                   | programmable divider bits: N = N14 $\times$ 2 <sup>14</sup> + N13 $\times$ 2 <sup>13</sup> + + N1 $\times$ 2 <sup>1</sup> + N0 |
| СР                          | charge pump current control bit:   |
|                             | logic 0: charge pump current is 60 μA  |
|                             | logic 1: charge pump current is 280 μA (at power-on)   |
| T2, T1 and T0               | test bits (see Table 7)  |
| RSA and RSB                 | reference divider ratio select bits (see Table 8)  |
| OS                          | tuning amplifier control bit:  |
|                             | logic 0: tuning voltage is 'on' (during normal operating)  |
|                             | logic 1: tuning voltage is 'off'; high-impedance output of pin VT (at power-on)  |
| PVHFL, PVHFH, PUHF and FMST | PMOS ports control bits:   |
|                             | logic 0: corresponding buffer is 'off' (at power-on)   |
|                             | logic 1: corresponding buffer is 'on'  |
| X                           | don't care   |

Table 6 Address selection bits (I<sup>2</sup>C-bus mode)

| MA1 | MA0 | VOLTAGE APPLIED TO PIN CE/AS                             |
|-----|-----|--|
| 0   | 0   | 0 V to 0.1V <sub>CC</sub>                                |
| 0   | 1   | 0.2V <sub>CC</sub> to 0.3V <sub>CC</sub> or open-circuit |
| 1   | 0   | 0.4V <sub>CC</sub> to 0.6V <sub>CC</sub>                 |
| 1   | 1   | 0.9V <sub>CC</sub> to 1.0V <sub>CC</sub>                 |

Table 7 Test mode bits

| T2 | T1 | T0 | TEST MODE   |
|----|----|----|---|
| 0  | 0  | 0  | normal mode   |
| 0  | 0  | 1  | normal mode (note 1)                                    |
| 0  | 1  | Х  | charge pump is off                                      |
| 1  | 1  | 0  | charge pump is sinking current                          |
| 1  | 1  | 1  | charge pump is sourcing current                         |
| 1  | 0  | 0  | f <sub>REF</sub> is available on pin LOCK/ADC (note 2)  |
| 1  | 0  | 1  | ½f <sub>DIV</sub> is available on pin LOCK/ADC (note 2) |

### **Notes**

- 1. This is the default mode at Power-on reset.
- 2. The ADC input cannot be used when these test modes are active; see Section 8.2.3 for more information.

### 5 V mixers/oscillators and synthesizers for cable TV and VCR 2-band tuners

TDA6502; TDA6502A; TDA6503; TDA6503;

Table 8 Reference divider ratio select bits

| RSA | RSB | REFERENCE DIVIDER RATIO | FREQUENCY STEP (kHz) |
|-----|-----|-------------------------|----------------------|
| Х   | 0   | 80                      | 50                   |
| 0   | 1   | 128                     | 31.25                |
| 1   | 1   | 64                      | 62.5                 |

#### 8.2.3 READ MODE

The read mode is defined by the address byte ADB with bit  $R/\overline{W} = 1$  (see Table 9).

After the slave address has been recognized, the device generates an acknowledge pulse and status byte SB is transferred on the SDA line (MSB first). Data is valid on the SDA line during a HIGH level of the SCL line. A second data byte can be read from the device if the microcontroller generates an acknowledge on the SDA line (master acknowledge).

End of transmission will occur if no master acknowledge occurs. The device will then release the data line to allow the microcontroller to generate a STOP condition.

Bit POR is set to logic 1 at power-on. The bit is reset when an end-of-data is detected by the device (end of a read sequence). Control of the loop is made possible with bit FL which indicates when the loop is locked (bit FL = 1)

A built-in ADC input is available on pin LOCK/ADC (I<sup>2</sup>C-bus mode only). This converter can be used to apply AFC information to the microcontroller of the IF section of the television.

Table 9 Read data format

| NAME         | BYTE |                    |    |   | В | IT |     |     |         |
|--------------|------|--------------------|----|---|---|----|-----|-----|---------|
| NAIVIE       | BIIL | MSB <sup>(1)</sup> |    |   |   |    |     |     | LSB     |
| Address byte | ADB  | 1                  | 1  | 0 | 0 | 0  | MA1 | MA0 | R/W = 1 |
| Status byte  | SB   | POR                | FL | R | 1 | 1  | A2  | A1  | A0      |

#### Note

1. MSB is transmitted first.

Table 10 Description of the bits used in Table 9

| BIT           | DESCRIPTION  |
|---------------|--|
| MA1 and MA0   | programmable address bits (see Table 6)  |
| R/W           | logic 1 for read mode  |
| POR           | Power-on reset flag:   |
|               | logic 0: after an end-of-data detected by the device   |
|               | logic 1: at power-on   |
| FL            | in-lock flag:  |
|               | logic 0: loop is not locked  |
|               | logic 1: loop is locked  |
| R             | ready flag:  |
|               | logic 0: mode after Power-on reset (bit T2 = 0, bit T1 = 0 and bit T0 = 1) and the PLL is locked |
|               | logic 1: in other conditions   |
| A2, A1 and A0 | digital output of the 5-level ADC (see Table 11)   |

### 5 V mixers/oscillators and synthesizers for cable TV and VCR 2-band tuners

TDA6502; TDA6502A; TDA6503; TDA6503;

Table 11 Output of ADC (note 1)

| A2 | A1 | A0 | VOLTAGE APPLIED TO PIN LOCK/ADC            |
|----|----|----|--|
| 0  | 0  | 0  | 0 to 0.15V <sub>CC</sub>                   |
| 0  | 0  | 1  | 0.15V <sub>CC</sub> to 0.30V <sub>CC</sub> |
| 0  | 1  | 0  | 0.30V <sub>CC</sub> to 0.45V <sub>CC</sub> |
| 0  | 1  | 1  | 0.45V <sub>CC</sub> to 0.60V <sub>CC</sub> |
| 1  | 0  | 0  | 0.60V <sub>CC</sub> to 1.00V <sub>CC</sub> |

#### Note

1. Accuracy is  $\pm 0.03 \times V_{CC}$ .

#### 8.2.4 POWER-ON RESET

The power-on detection threshold voltage  $V_{POR}$  is set to 3.2 V at room temperature. Below this threshold the device is reset to the power-on state.

At power-on state the following actions take place:

- The charge pump current is set to 280 μA
- The tuning voltage output is disabled
- The test bits T2, T1 and T0 are set to logic '001'
- The divider bit RSB is set to logic 1
- Port register UHF is 'off', which means that the UHF oscillator and the UHF mixer are switched off. Consequently, the
  VHF oscillator and the VHF mixer are switched on. Port registers VHFL and VHFH are 'off', which means that the VHF
  tank circuit is operating in the VHF low sub-band. The tuning amplifier is switched off thus the tank circuit is supplied
  with the maximum tuning voltage. The oscillator is therefore operating at the end of the VHF low sub-band.

Table 12 Default setting of the bits at Power-on reset

| NAME             | DVTE |     |   |   | В | IT |     |     |     |
|------------------|------|-----|---|---|---|----|-----|-----|-----|
| NAME             | BYTE | MSB |   |   |   |    |     |     | LSB |
| Address byte     | ADB  | 1   | 1 | 0 | 0 | 0  | MA1 | MA0 | Х   |
| Divider byte 1   | DB1  | 0   | Х | Х | Х | Х  | Х   | Х   | Х   |
| Divider byte 2   | DB2  | Х   | Х | Х | Х | Х  | Х   | Х   | Х   |
| Control byte     | СВ   | 1   | 1 | 0 | 0 | 1  | Х   | 1   | 1   |
| Band switch byte | BB   | Х   | Х | Х | Х | 0  | 0   | 0   | 0   |

### 5 V mixers/oscillators and synthesizers for cable TV and VCR 2-band tuners

TDA6502; TDA6502A; TDA6503; TDA6503A

### 8.3 3-wire bus data format: pin SW to V<sub>CC</sub> or open-circuit

During a HIGH level on pin CE/AS (enable line), the data is clocked into the data register at the HIGH-to-LOW transition of the clock (see Figs 4, 5 and 6).

The first four bits control the PMOS ports and are loaded into the internal band-switch register on the 5th rising edge of the clock pulse.

The frequency bits are loaded into the frequency register at the HIGH-to-LOW transition of the enable line when an 18-bit or 19-bit data word is transmitted. When a 27-bit data word is transmitted, the frequency bits are loaded into the frequency register on the 20th rising edge of the clock pulse and the control bits at the HIGH-to-LOW transition of the enable line (see Fig.6).

In this 27-bit data format mode the reference divider is given by bits RSA and RSB (see Table 8).

The test bits T2, T1 and T0, the charge pump bit CP, the ratio select bit RSB and bit OS can only be selected or changed with a 27-bit transmission. They remain programmed if an 18-bit or 19-bit transmission occurs. Only bit RSA is controlled by the transmission length when the 18-bit or 19-bit format is used. When an 18-bit data word is transmitted, the most significant bit of the divider (bit N14) is internally set to logic 0 and bit RSA is set to logic 1. When a 19-bit data word is transmitted, bit RSA is set to logic 0.

It is not allowed to address the devices with words whose length is different from 18, 19 or 27 bits. A data word of less than 18 bits will not affect the frequency register of the device.

The definition of the bits is unchanged compared to the  $I^2C$ -bus mode.

#### 8.3.1 POWER-ON RESET


The power-on detection threshold voltage  $V_{POR}$  is set to 3.2 V at room temperature. Below this threshold the device is reset to the power-on state.


At power-on state the following actions take place:

- The charge pump current is set to 280 μA
- The test bits T2, T1 and T0 are set to logic '001'
- The divider bit RSB is set to logic 1
- · The tuning voltage output is disabled
- The tuning amplifier control bit OS is automatically reset to logic 0 in 18-bit and 19-bit modes when the first data word is received to allow normal operation
- Port register UHF is 'off', which means that the UHF oscillator and the UHF mixer are switched off.
   Consequently, the VHF oscillator and the VHF mixer are switched on. Port registers VHFL and VHFH are 'off', which means that the VHF tank circuit is operating in the VHF low sub-band. The tuning amplifier is switched off until the first transmission. In that case, the tank circuit is supplied with the maximum tuning voltage.
   The oscillator is therefore operating at the end of the VHF low sub-band
- The reference divider ratio is set to 64 or 128 if the first sequence to the device has 18 bits or 19 bits respectively; if the sequence has 27 bits, the reference divider ratio is set by bits RSA and RSB (see Table 8).

### 5 V mixers/oscillators and synthesizers for cable TV and VCR 2-band tuners


TDA6502; TDA6502A; TDA6503; TDA6503





### 5 V mixers/oscillators and synthesizers for cable TV and VCR 2-band tuners

TDA6502; TDA6502A; TDA6503; TDA6503



## 5 V mixers/oscillators and synthesizers for cable TV and VCR 2-band tuners

TDA6502; TDA6502A; TDA6503; TDA6503A

### 9 LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134); note 1.

|                       | P                    | IN                   |  |      |                       |      |
|-----------------------|----------------------|----------------------|--|------|-----------------------|------|
| SYMBOL                | TDA6502;<br>TDA6502A | TDA6503;<br>TDA6503A | PARAMETER  | MIN. | MAX.                  | UNIT |
| V <sub>CC</sub>       | 19                   | 10                   | DC supply voltage  | -0.3 | +6                    | V    |
|                       |                      |                      | OVS pulse time is 1 s; maximum current is 1 A  | _    | 8                     | V    |
| V <sub>Pn</sub>       | 7 to 10              | 19 to 22             | PMOS port output voltage   | -0.3 | V <sub>CC</sub> +0.3  | V    |
| I <sub>Pn</sub>       | 7 to 10              | 19 to 22             | PMOS port output current   | -1   | +30                   | mA   |
| V <sub>CP</sub>       | 16                   | 13                   | charge pump output voltage   | -0.3 | V <sub>CC</sub> +0.3  | V    |
| V <sub>SW</sub>       | 11                   | 18                   | bus format selection input voltage   | -0.3 | V <sub>CC</sub> + 0.3 | V    |
| V <sub>VT</sub>       | 17                   | 12                   | tuning voltage output  | -0.3 | +35                   | V    |
| V <sub>LOCK/ADC</sub> | 15                   | 14                   | lock/ADC output/input voltage  | -0.3 | V <sub>CC</sub> +0.3  | V    |
| V <sub>CL</sub>       | 14                   | 15                   | serial clock input voltage   | -0.3 | +6                    | V    |
| $V_{DA}$              | 13                   | 16                   | serial data input/output voltage   | -0.3 | +6                    | V    |
| I <sub>DA</sub>       | 13                   | 16                   | data output current (I <sup>2</sup> C-bus mode)  | -1   | +10                   | mA   |
| V <sub>CE/AS</sub>    | 12                   | 17                   | chip enable/address selection input voltage  | -0.3 | +6                    | V    |
| V <sub>XTAL</sub>     | 18                   | 11                   | crystal input voltage  | -0.3 | V <sub>CC</sub> +0.3  | V    |
| I <sub>O(n)</sub>     | 1 to 6,<br>19 to 28  | 1 to 10,<br>23 to 28 | output current of each pin to ground   | _    | -10                   | mA   |
| t <sub>sc(max)</sub>  | _                    | _                    | maximum short-circuit time (all pins to V <sub>CC</sub> and all pins to GND, OSCGND and RFGND) | _    | 10                    | s    |
| T <sub>stg</sub>      | _                    | _                    | storage temperature  | -40  | +150                  | °C   |
| T <sub>amb</sub>      | _                    | _                    | ambient temperature  | -20  | +85                   | °C   |
| T <sub>j</sub>        | _                    | _                    | junction temperature   | _    | 150                   | °C   |

### Note

### 10 THERMAL CHARACTERISTICS

| SYMBOL               | PARAMETER                                   | CONDITIONS  | TYP. | UNIT |
|----------------------|---|-------------|------|------|
| R <sub>th(j-a)</sub> | thermal resistance from junction to ambient | in free air | 110  | K/W  |

<sup>1.</sup> Maximum ratings can not be exceeded, not even momentarily without causing irreversible IC damage. Maximum ratings can not be accumulated.

## 5 V mixers/oscillators and synthesizers for cable TV and VCR 2-band tuners

TDA6502; TDA6502A; TDA6503; TDA6503A

### 11 CHARACTERISTICS

| SYMBOL                  | PARAMETER   | CONDITIONS  | MIN. | TYP. | MAX.            | UNIT |
|-------------------------|---|---|------|------|-----------------|------|
| Supply; T <sub>ar</sub> | <sub>nb</sub> = 25 °C   |   |      | !    | !               |      |
| V <sub>CC</sub>         | supply voltage  |   | 4.5  | 5.0  | 5.5             | V    |
| I <sub>CC</sub>         | supply current  | at V <sub>CC</sub> = 5 V  |      |      |                 |      |
|                         |   | all PMOS ports 'off'  | _    | 71   | 78              | mA   |
|                         |   | one PMOS port 'on' and sourcing 25 mA   | _    | 103  | 113             | mA   |
|                         |   | one PMOS port 'on' and sourcing<br>25 mA; a second port 'on' and<br>sourcing 5 mA | _    | 111  | 122             | mA   |
| PLL part; V             | $V_{CC} = 4.5 \text{ to } 5.5 \text{ V}; T_{amb} = -20 \text{ m}$ | to +85 °C; unless otherwise specifie  | ed   | •    |                 | •    |
| FUNCTIONAL              | RANGE   |   |      |      |                 |      |
| V <sub>POR</sub>        | power-on reset supply voltage                                     | below this supply voltage power-on reset becomes active                           | _    | 3.2  | -               | V    |
| N                       | divider ratio   | 15-bit frequency word   | 64   | _    | 32767           |      |
|                         |   | 14-bit frequency word   | 64   | _    | 16383           |      |
| f <sub>XTAL</sub>       | crystal oscillator frequency                                      | $R_{XTAL} = 25 \text{ to } 300 \Omega$  | _    | 4.0  | _               | MHz  |
| Z <sub>XTAL</sub>       | input impedance<br>(absolute value)                               | f <sub>XTAL</sub> = 4 MHz   | 600  | 1200 | _               | Ω    |
| PMOS PORT               | rs: PINS PUHF, PVHFL, PVHFF                                       | I AND FMST  | 1    |      | •               | •    |
| I <sub>Pn(off)</sub>    | leakage current   | V <sub>CC</sub> = 5.5 V; V <sub>Pn</sub> = 0 V                                    | -10  | _    | _               | μΑ   |
| V <sub>Pn(sat)</sub>    | output saturation voltage   | one buffer output is 'on' and sourcing 10 mA                                      | _    | 0.25 | 0.4             | V    |
|                         |   | one buffer output is 'on' and sourcing 25 mA                                      | _    | 0.25 | 0.5             | V    |
| LOCK OUTPU              | IT: PIN LOCK/ADC (IN 3-WIRE B                                     | JS MODE)  | •    | •    | •               |      |
| I <sub>UNLOCK</sub>     | output current when the PLL is out-of-lock                        | V <sub>CC</sub> = 5.5 V; V <sub>O</sub> = 5.5 V                                   | _    | _    | 200             | μΑ   |
| V <sub>UNLOCK</sub>     | output saturation voltage when the PLL is out-of-lock             | $V_{UNLOCK} = V_{CC} - V_O; I_O = 200 \mu A$                                      | -    | 0.4  | 0.8             | V    |
| V <sub>LOCK</sub>       | output voltage  | the PLL is locked   | _    | 0.2  | 0.40            | V    |
| ADC INPUT:              | PIN LOCK/ADC (IN I <sup>2</sup> C-BUS MO                          | DE)   |      |      |                 |      |
| V <sub>ADC</sub>        | ADC input voltage   | see Table 11  | 0    | -    | V <sub>CC</sub> | V    |
| I <sub>ADC(H)</sub>     | HIGH-level input current  | $V_{ADC} = V_{CC}$  | _    | _    | 10              | μΑ   |
| I <sub>ADC(L)</sub>     | LOW-level input current   | V <sub>ADC</sub> = 0 V  | -10  | _    | _               | μΑ   |
| Bus format              | SELECTION: PIN SW   |   |      |      |                 |      |
| V <sub>SW(L)</sub>      | LOW-level input voltage   |   | 0    | _    | 1.5             | V    |
| V <sub>SW(H)</sub>      | HIGH-level input voltage  |   | 3    | _    | V <sub>CC</sub> | V    |
| I <sub>SW(H)</sub>      | HIGH-level input current  | $V_{SW} = V_{CC}$   | _    | _    | 10              | μΑ   |
| I <sub>SW(L)</sub>      | LOW-level input current   | V <sub>SW</sub> = 0 V   | -100 | _    | _               | μΑ   |

## 5 V mixers/oscillators and synthesizers for cable TV and VCR 2-band tuners

TDA6502; TDA6502A; TDA6503; TDA6503A

| SYMBOL                                     | PARAMETER  | CONDITIONS  | MIN.   | TYP.       | MAX.      | UNIT |
|--|--|---|--------|------------|-----------|------|
| CHIP ENABLE                                | :/ADDRESS SELECTION INPUT: PIN                         | CE/AS   |        | 1          | 1         |      |
| V <sub>CE/AS(L)</sub>                      | LOW-level input voltage                                |   | 0      | _          | 1.5       | V    |
| V <sub>CE/AS(H)</sub>                      | HIGH-level input voltage                               |   | 3      | _          | 5.5       | V    |
| I <sub>CE/AS(H)</sub>                      | HIGH-level input current                               | V <sub>CE/AS</sub> = 5.5 V  | _      | _          | 10        | μΑ   |
| I <sub>CE/AS(L)</sub>                      | LOW-level input current                                | V <sub>CE/AS</sub> = 0 V  | -10    | _          | -         | μΑ   |
| CLOCK AND [                                | DATA INPUTS: PINS CL AND DA                            |   |        |            |           | •    |
| V <sub>CL(L)</sub> ,<br>V <sub>DA(L)</sub> | LOW-level input voltage                                |   | 0      | _          | 1.5       | V    |
| V <sub>CL(H)</sub> ,<br>V <sub>DA(H)</sub> | HIGH-level input voltage                               |   | 3      | -          | 5.5       | V    |
| I <sub>CL(H)</sub> , I <sub>DA(H)</sub>    | HIGH-level input current                               | V <sub>BUS</sub> = 5.5 V; V <sub>CC</sub> = 0 V                                       | _      | _          | 10        | μΑ   |
| ., .,                                      |  | V <sub>BUS</sub> = 5.5 V; V <sub>CC</sub> = 5.5 V                                     | _      | _          | 10        | μΑ   |
| I <sub>CL(L)</sub> , I <sub>DA(L)</sub>    | LOW-level input current                                | V <sub>BUS</sub> = 1.5 V; V <sub>CC</sub> = 0 V                                       | _      | _          | 10        | μΑ   |
|  |  | V <sub>BUS</sub> = 0 V; V <sub>CC</sub> = 5.5 V                                       | -10    | _          | _         | μΑ   |
| Dата оитрит                                | Γ: PIN DA (IN I <sup>2</sup> C-BUS MODE ONL)           | ()  |        |            |           |      |
| I <sub>DA(H)</sub>                         | HIGH-level output current                              | V <sub>DA</sub> = 5.5 V   | _      | _          | 10        | μΑ   |
| V <sub>DA(L)</sub>                         | LOW-level output voltage                               | I <sub>DA</sub> = 3 mA (sink current)   | _      | _          | 0.4       | V    |
|  | UENCY (I <sup>2</sup> C-BUS MODE ONLY)                 |   |        | •          |           |      |
| f <sub>clk</sub>                           | clock frequency  |   | _      | _          | 400       | kHz  |
|  | IP OUTPUT: PIN CP                                      |   |        |            |           |      |
| I <sub>CP(H)</sub>                         | HIGH-level input current (absolute value)              | CP = 1  | _      | 280        | _         | μΑ   |
| I <sub>CP(L)</sub>                         | LOW-level input current (absolute value)               | CP = 0  | _      | 60         | _         | μА   |
| I <sub>CP(leak)</sub>                      | off-state leakage current                              | T2 = 0; T1 = 1  | -15    | _          | +15       | nA   |
| TUNING VOLT                                | AGE OUTPUT: PIN VT                                     |   | •      | •          | 1         | •    |
| I <sub>VT(off)</sub>                       | leakage current when switched-off                      | OS = 1; tuning supply is 33 V   | _      | _          | 10        | μΑ   |
| $V_{VT}$                                   | output voltage when the loop is closed                 | OS = 0; T2 = 0; T1 = 0; T0 = 1;<br>$R_L = 27 \text{ k}\Omega$ ; tuning supply is 33 V | 0.2    | _          | 32.7      | V    |
| Mixer/oscill                               | ator part; V <sub>CC</sub> = 5 V; T <sub>amb</sub> = 2 | 5 °C; measurements related to mea   | sureme | nt circuit | (see Fig. | 19)  |
| VHF MIXER (                                | INCLUDING IF PREAMPLIFIER)                             |   |        |            |           |      |
| f <sub>RF(o)</sub>                         | RF operational frequency                               |   | 40     | _          | 800       | MHz  |
| f <sub>RF</sub>                            | RF frequency   | note 1  | 55.25  | _          | 361.25    | MHz  |
| G <sub>v</sub>                             | voltage gain   | f <sub>RF</sub> = 57.5 MHz; see Fig.12  | 17.5   | 20         | 22.5      | dB   |
| •  |  | f <sub>RF</sub> = 363.5 MHz; see Fig.12   | 17.5   | 20         | 22.5      | dB   |
| NF   | noise figure   | f <sub>RF</sub> = 50 MHz; see Figs 13 and 14  | _      | 7.5        | 10        | dB   |
|  |  | f <sub>RF</sub> = 150 MHz; see Figs 13 and 14   | -      | 7.5        | 10        | dB   |
|  |  | f <sub>RF</sub> = 300 MHz; see Fig.14   | _      | 7.5        | 10        | dB   |

## 5 V mixers/oscillators and synthesizers for cable TV and VCR 2-band tuners

TDA6502; TDA6502A; TDA6503; TDA6503A

| SYMBOL              | PARAMETER   | CONDITIONS   | MIN.   | TYP. | MAX.   | UNIT   |
|---------------------|---|--|--------|------|--------|--------|
| V <sub>o</sub>      | output voltage (causing 1%                                    | f <sub>RF</sub> = 55.25 MHz; see Fig.15  | 107    | 110  | _      | dΒμV   |
|                     | cross modulation in channel)                                  | f <sub>RF</sub> = 361.25 MHz; see Fig.15   | 107    | 110  | _      | dΒμV   |
| Vi                  | input voltage (causing pulling-in channel at 750 Hz)          | f <sub>RF</sub> = 361.25 MHz; note 2   | _      | 83   | -      | dBμV   |
| gos                 | optimum source  | f <sub>RF</sub> = 50 MHz   | _      | 0.7  | _      | mS     |
|                     | conductance for noise figure                                  | f <sub>RF</sub> = 150 MHz  | _      | 0.9  | _      | mS     |
|                     |   | f <sub>RF</sub> = 300 MHz  | _      | 1.5  | _      | mS     |
| g <sub>i</sub>      | input conductance   | f <sub>RF</sub> = 55.25 MHz; see Fig.7   | _      | 0.3  | _      | mS     |
|                     |   | f <sub>RF</sub> = 361.25 MHz; see Fig.7  | _      | 0.4  | _      | mS     |
| C <sub>i</sub>      | input capacitance   | f <sub>RF</sub> = 57.5 to 357.5 MHz; see Fig.7   | _      | 1.35 | _      | pF     |
| VHF oscill          | ATOR  |  | 1      | •    |        |        |
| f <sub>OSC(o)</sub> | oscillator operational frequency                              |  | 60     | _    | 600    | MHz    |
| fosc                | oscillator frequency  | note 3   | 101    | _    | 407    | MHz    |
| $\Delta f_{OSC(V)}$ | oscillator frequency variation                                | $\Delta V_{CC} = 5\%$ ; note 4   | _      | 60   | _      | kHz    |
| . ,                 | with supply voltage   | $\Delta V_{CC}$ = 10%; note 4  | _      | 110  | _      | kHz    |
| $\Delta f_{OSC(T)}$ | oscillator frequency variation with temperature               | $\Delta T = 25$ °C; with compensation; note 5  | _      | 1600 | -      | kHz    |
| $\Delta f_{OSC(t)}$ | oscillator frequency drift                                    | 5 s to 15 min after switch-on; note 6  | _      | 400  | _      | kHz    |
| $\Phi_{\sf OSC}$    | phase noise, carrier-to-noise sideband                        | ±100 kHz frequency offset; worst case in the frequency range                               | _      | 105  | _      | dBc/Hz |
| RSC                 | ripple susceptibility of V <sub>CC</sub> (peak-to-peak value) | V <sub>CC</sub> = 5 V; worst case in the frequency range; ripple frequency 500 kHz; note 7 | 15     | 30   | _      | mV     |
| UHF MIXER (         | (INCLUDING IF PREAMPLIFIER)                                   |  | •      | •    | •      | '      |
| f <sub>RF(o)</sub>  | RF operational frequency                                      |  | 200    | _    | 900    | MHz    |
| f <sub>RF</sub>     | RF frequency  | note 1   | 367.25 | _    | 801.25 | MHz    |
| G <sub>v</sub>      | voltage gain  | f <sub>RF</sub> = 369.5 MHz; see Fig.16  | 29     | 32   | 35     | dB     |
|                     |   | f <sub>RF</sub> = 803.5 MHz; see Fig.16  | 29     | 32   | 35     | dB     |
| NF                  | noise figure (not corrected                                   | f <sub>RF</sub> = 369.5 MHz; see Fig.17  | _      | 7    | 9      | dB     |
|                     | for image)  | f <sub>RF</sub> = 803.5 MHz; see Fig.17  | _      | 7    | 9      | dB     |
| Vo                  | output voltage (causing 1%                                    | f <sub>RF</sub> = 367.25 MHz; see Fig.18   | 107    | 110  | _      | dΒμV   |
|                     | cross modulation in channel)                                  | f <sub>RF</sub> = 801.25 MHz; see Fig.18   | 107    | 110  | _      | dΒμV   |
| Vi                  | input voltage (causing pulling in channel at 750 Hz)          | f <sub>RF</sub> = 801.25 MHz; note 2   | _      | 85   | -      | dBμV   |
| Z <sub>i</sub>      | input impedance $(R_S + j\omega L_S)$                         | R <sub>S</sub> at f <sub>RF</sub> = 367.25 MHz; see Fig.8                                  | _      | 26   | _      | Ω      |
|                     |   | R <sub>S</sub> at f <sub>RF</sub> = 801.25 MHz; see Fig.8                                  | _      | 28   | _      | Ω      |
|                     |   | $L_S$ at $f_{RF} = 367.25$ MHz; see Fig.8  | _      | 8.5  | _      | nH     |
|                     |   | L <sub>S</sub> at f <sub>RF</sub> = 801.25 MHz; see Fig.8                                  | _      | 8    | 1_     | nH     |

### 5 V mixers/oscillators and synthesizers for cable TV and VCR 2-band tuners

TDA6502; TDA6502A; TDA6503; TDA6503

| SYMBOL               | PARAMETER   | CONDITIONS   | MIN. | TYP.  | MAX. | UNIT   |
|----------------------|---|--|------|-------|------|--------|
| UHF oscill           | ATOR  |  |      | !     |      |        |
| f <sub>OSC(o)</sub>  | oscillator operational frequency                              |  | 300  | _     | 1000 | MHz    |
| f <sub>OSC</sub>     | oscillator frequency  | note 3   | 413  | _     | 847  | MHz    |
| $\Delta f_{OSC(V)}$  | oscillator frequency variation                                | $\Delta V_{CC}$ = 5%; note 4   | _    | 35    | _    | kHz    |
|                      | with supply voltage   | ΔV <sub>CC</sub> = 10%; note 4   | _    | 100   | _    | kHz    |
| $\Delta f_{OSC(T)}$  | oscillator frequency variation with temperature               | $\Delta T = 25$ °C; with compensation; note 5  | _    | 500   | _    | kHz    |
| $\Delta f_{OSC(t)}$  | oscillator frequency drift                                    | 5 s to 15 min after switching on; note 6   | _    | 120   | _    | kHz    |
| $\Phi_{OSC}$         | phase noise, carrier-to-noise sideband                        | ±100 kHz frequency offset; worst case in the frequency range                                       | _    | 105   | _    | dBc/Hz |
| RSC                  | ripple susceptibility of V <sub>CC</sub> (peak-to-peak value) | V <sub>CC</sub> = 5 V; worst case in the frequency range; ripple frequency 500 kHz; note 7         | 15   | 30    | _    | mV     |
| IF PREAMPLI          | FIER  |  | •    | •     |      | •      |
| IF                   | IF operational frequency                                      |  | 30   | _     | 60   | MHz    |
| S <sub>22</sub>      | output reflection coefficient                                 | magnitude; see Fig.9   | _    | -12.8 | _    | dB     |
|                      |   | phase; see Fig.9   | _    | 0.2   | _    | degree |
| Z <sub>o</sub>       | output impedance  | R <sub>S</sub> at 43.5 MHz; see Fig.9  | _    | 80    | _    | Ω      |
|                      | $(R_S + j\omega L_S)$   | L <sub>S</sub> at 43.5 MHz; see Fig.9  | _    | 0.5   | _    | nH     |
| REJECTION A          | AT THE IF OUTPUT  |  |      |       |      |        |
| INT <sub>div</sub>   | level of divider interferences in the IF signal               | worst case; note 8   | -    | 16    | 20   | dBμV   |
| INT <sub>xtal</sub>  | crystal oscillator interferences rejection                    | V <sub>IF</sub> = 100 dBμV; worst case in the frequency range; note 9                              | 60   | _     | _    | dBc    |
| INT <sub>ref</sub>   | reference frequency<br>rejection                              | $V_{IF}$ = 100 dB $\mu$ V; worst case in the frequency range; f <sub>REF</sub> = 62.5 kHz; note 10 | 60   | -     | _    | dBc    |
| INT <sub>ch6</sub>   | channel 6 beat  | $V_{RF(pix)} = V_{RF(snd)} = 80 \text{ dB}\mu\text{V};$<br>note 11                                 | 50   | 54    | _    | dBc    |
| INT <sub>chA-5</sub> | channel A-5 beat  | $V_{RF(pix)} = 80 \text{ dB}\mu\text{V}$ ; note 12   | 56   | 60    | _    | dBc    |

### **Notes**


- 1. The RF frequency range is defined by the oscillator frequency range and the IF frequency.
- 2. This is the level of the RF signal (100% amplitude modulated with 11.89 kHz) that causes a 750 Hz frequency deviation on the oscillator signal; it produces sidebands 30 dB below the level of the oscillator signal.
- 3. Limits are related to the tank circuits used in Fig.19; frequency bands may be adjusted by the choice of external components.
- 4. The frequency shift is defined as a change in oscillator frequency when the supply voltage varies from V<sub>CC</sub> = 5 to 4.75 V (4.5 V) or from V<sub>CC</sub> = 5 to 5.25 V (5.5 V). The oscillator is free running during this measurement.
- 5. The frequency drift is defined as a change in oscillator frequency when the ambient temperature varies from  $T_{amb} = 25$  to 50 °C or from  $T_{amb} = 25$  to 0 °C. The oscillator is free running during this measurement.

### 5 V mixers/oscillators and synthesizers for cable TV and VCR 2-band tuners

TDA6502; TDA6502A; TDA6503A


6. Switch-on drift is defined as the change in oscillator frequency between 5 s and 15 min after switch-on. The oscillator is free running during this measurement.


- 7. The ripple susceptibility is measured for a 500 kHz ripple at the IF output using the measurement circuit of Fig.19; the level of the ripple signal is increased until a difference of 53.5 dB occurs between the IF carrier fixed at 100 dB $\mu$ V and the sideband components.
- 8. This is the level of divider interferences close to the IF frequency. For example channel C:  $f_{OSC} = 179$  MHz,  $\frac{1}{4} f_{OSC} = 44.75$  MHz. The VHFIN input must be left open (i.e. not connected to any load or cable); The UHFIN1 and UHFIN2 inputs are connected to a hybrid.
- 9. Crystal oscillator interference means the 4 MHz sidebands caused by the crystal oscillator. The rejection has to be greater than 60 dB for an IF output signal of 100 dBμV.
- 10. The reference frequency rejection is the level of reference frequency sidebands related to the sound subcarrier.
- 11. Channel 6 beat is the interfering product of f<sub>RF(pix)</sub> + f<sub>RF(snd)</sub> f<sub>OSC</sub> of channel 6 at 42 MHz. This measurement is done using the TDA6502 (respectively TDA6503) Philips demoboard number 9058\_1 (respectively 9059\_1).
- 12. Channel A-5 beat is the interfering product of  $f_{RF(pix)}$ ,  $f_{IF}$  and  $f_{OSC}$  of channel A-5:  $f_{beat}$  = 45.5 MHz. The possible mechanisms are:  $f_{OSC} 2 \times f_{IF}$  or  $2 \times f_{RF(pix)} f_{OSC}$ . For the measurement:  $V_{RF}$  = 80 dB $\mu$ V. This measurement is done using the TDA6502 (respectively TDA6503) Philips demoboard number 9058\_1 (respectively 9059\_1).



## 5 V mixers/oscillators and synthesizers for cable TV and VCR 2-band tuners

TDA6502; TDA6502A; TDA6503; TDA6503A







## 5 V mixers/oscillators and synthesizers for cable TV and VCR 2-band tuners

TDA6502; TDA6502A; TDA6503; TDA6503A

### 12 TIMING CHARACTERISTICS

| SYMBOL               | PARAMETER                             | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|----------------------|---------------------------------------|------------|------|------|------|------|
| 3-wire bus tim       | ing                                   |            |      |      |      |      |
| t <sub>HIGH</sub>    | clock HIGH time                       | see Fig.10 | 2    | _    | _    | μs   |
| t <sub>SU;DA</sub>   | data set-up time                      | see Fig.10 | 2    | _    | _    | μs   |
| t <sub>HD;DA</sub>   | data hold time                        | see Fig.10 | 2    | _    | -    | μs   |
| t <sub>SU;ENCL</sub> | enable-to-clock set-up time           | see Fig.10 | 10   | _    | _    | μs   |
| t <sub>HD;ENDA</sub> | enable-to-data hold time              | see Fig.10 | 2    | _    | _    | μs   |
| t <sub>EN</sub>      | enable time between two transmissions | see Fig.11 | 10   | _    | _    | μs   |
| t <sub>HD;ENCL</sub> | enable-to-clock active edge hold time | see Fig.11 | 6    | _    | _    | μs   |






### 5 V mixers/oscillators and synthesizers for cable TV and VCR 2-band tuners

TDA6502; TDA6502A; TDA6503; TDA6503A


### 13 TEST AND APPLICATION INFORMATION


#### 13.1 **Test circuits**



 $G_v = 20 \log \frac{V_o}{V}$ 

Fig.12 Gain measurement in VHF band.





### (a) For $f_{RF} = 50 \text{ MHz}$ :

mixer A frequency response measured = 57 MHz, loss = 0 dB image suppression = 16 dB

C1 = 9 pF

C2 = 15 pF

L1 = 7 turns ( $\varnothing$  5.5 mm, wire  $\varnothing$  = 0.5 mm)

I1 = 5 cm semi rigid RIM cable (33 dB/100 m, 50  $\Omega$  and 96 pF/m).

### (b) For $f_{RF} = 150 \text{ MHz}$ :

mixer A frequency response measured = 150.3 MHz, loss = 1.3 dB image suppression = 13 dB

C3 = 5 pF

C4 = 25 pF


I2 = 30 cm semi rigid RIM cable (33 dB/100 m, 50  $\Omega$  and 96 pF/m). I3 = 5 cm semi rigid RIM cable (33 dB/100 m, 50  $\Omega$  and 96 pF/m).

Fig.13 Input circuit for optimum noise figure in VHF band.

2001 Aug 22 24

### 5 V mixers/oscillators and synthesizers for cable TV and VCR 2-band tuners

TDA6502; TDA6502A; TDA6503; TDA6503








Fig.15 Cross modulation measurement in VHF band.

## 5 V mixers/oscillators and synthesizers for cable TV and VCR 2-band tuners


TDA6502; TDA6502A; TDA6503; TDA6503A





## 5 V mixers/oscillators and synthesizers for cable TV and VCR 2-band tuners

TDA6502; TDA6502A; TDA6503; TDA6503



 $V_o = V_{meas} \times \frac{50 + 27}{50}$ 

Wanted output signal at  $f_{RF(w)}$  = 367.25 (801.25) MHz;  $V_{o(w)}$  = 100 dB $\mu$ V.

Measuring the level of the unwanted output signal  $V_{o(u)}$  causing 0.3% AM modulation in the wanted output signal;  $f_{RF(u)} = 371.25$  (805.75) MHz.  $f_{OSC} = 413$  (847) MHz.

Filter characteristics:  $f_c = 45.75$  MHz,  $f_{-3dB(BW)} = 1.4$  MHz,  $f_{-30dB(BW)} = 3.1$  MHz.

Fig.18 Cross modulation measurement in UHF band.

28

Philips Semiconductors

TDA6502; TDA6503; TDA6502A; TDA6503A

φ

13.2

Measurement circuit




Fig.19 Measurement circuit.

### 5 V mixers/oscillators and synthesizers for cable TV and VCR 2-band tuners

TDA6502; TDA6502A; TDA6503; TDA6503A

Table 13 Capacitors (all SMD and NP0)

| COMPONENT | VALUE                      |
|-----------|----------------------------|
| C1        | 4.7 nF                     |
| C2        | 4.7 nF                     |
| C3        | 4.7 nF                     |
| C4        | 15 pF                      |
| C5        | 15 pF                      |
| C8        | 1.2 pF (N750)              |
| C9        | 1.2 pF (N750)              |
| C10       | 1.2 pF(N750)               |
| C11       | 1.2 pF (N750)              |
| C12       | 27 pF (N750)               |
| C13       | 2 pF (N750)                |
| C14       | 2 pF (N750)                |
| C15       | 82 pF (N750)               |
| C16       | 4.7 nF                     |
| C17       | 4.7 nF                     |
| C18       | 4.7 nF                     |
| C19       | 4.7 nF                     |
| C20       | 18 pF                      |
| C21       | 100 nF                     |
| C22       | 330 pF                     |
| C23       | 10 nF                      |
| C26       | 10 μF (16 V, electrolytic) |
| C27       | 10 μF (16 V, electrolytic) |

Table 14 Resistors (all SMD)

| COMPONENT | VALUE  |
|-----------|--------|
| R2        | 27 Ω   |
| R3        | 22 kΩ  |
| R4        | 22 kΩ  |
| R5        | 22 kΩ  |
| R6        | 5.6 Ω  |
| R7        | 10 kΩ  |
| R8        | 680 Ω  |
| R9        | 3.9 kΩ |
| R10       | 3.9 kΩ |
| R11       | 27 Ω   |
| R12       | 12 kΩ  |
| R13       | 22 kΩ  |
| R14       | 2.2 kΩ |
| R15       | 330 Ω  |

| COMPONENT | VALUE  |
|-----------|--------|
| R16       | 330 Ω  |
| R17       | 330 Ω  |
| R18       | 330 Ω  |
| R19       | 330 Ω  |
| R20       | 330 Ω  |
| R21       | 330 Ω  |
| R22       | 330 Ω  |
| R24       | 68 kΩ  |
| R25       | 1 kΩ   |
| R26       | 6.8 kΩ |

Table 15 Diodes and ICs

| COMPONENT | VALUE                                  |
|-----------|--|
| D1        | BB179                                  |
| D2        | BB178                                  |
| D3        | BA792                                  |
| IC        | TDA6502; TDA6502A<br>TDA6503; TDA6503A |

Table 16 Coils (note 1)

| COMPONENT | VALUE                      |
|-----------|----------------------------|
| L1        | 1.5 turns; diameter 1.5 mm |
| L2        | 2.5 turns; diameter 2.5 mm |
| L3        | 7.5 turns; diameter 3.0 mm |
| L5        | 7.5 turns; diameter 2.5 mm |

#### Note

1. Wire size is 0.4 mm.

Table 17 Transformer (note 1)

| COMPONENT | VALUE       |  |  |  |  |  |
|-----------|-------------|--|--|--|--|--|
| L4        | 2 × 5 turns |  |  |  |  |  |

### Note

1. Coil type: TOKO 7kN; material: 113 kN; screw core: 03-0093; pot core: 04-0026.

Table 18 Crystal

| COMPONENT | VALUE |
|-----------|-------|
| Y1        | 4 MHz |

### 5 V mixers/oscillators and synthesizers for cable TV and VCR 2-band tuners

TDA6502; TDA6502A; TDA6503; TDA6503

Table 19 Transistors

| COMPONENT | VALUE  |
|-----------|--------|
| TR1       | BC847B |
| TR2       | BC847B |

### 13.3 Tuning amplifier

The tuning amplifier is capable of driving the varicap voltage without an external transistor. The tuning voltage output must be connected to an external load of 22  $k\Omega$  which is connected to the tuning voltage supply rail. The loop filter design depends on the oscillator characteristics and the selected reference frequency.

#### 13.4 Crystal oscillator

The crystal oscillator uses a 4 MHz crystal connected in series with an 18 pF capacitor thereby operating in the series resonance mode. Connecting the crystal to the ground is preferred, but it can also be connected to the supply voltage.

### 13.5 Examples of I<sup>2</sup>C-bus data format sequences for TDA6502 and TDA6503

Tables 20 to 24 show the various write sequences where:

S = START bit

A = acknowledge bit

P = STOP bit.

#### Conditions:

 $f_{xtal} = 4 \text{ MHz}$ 

N = 1600

 $f_{osc} = 100 \text{ MHz}$ 

 $f_{\text{step}} = 62.5 \text{ kHz}$ 

Port register VHFL is 'on' to switch-on band VHF low Port register FMST is 'on' to switch-on an FM sound trap  $I_{CP}=280\ \mu A.$ 

### 13.5.1 WRITE SEQUENCES TO REGISTER C2

Table 20 Complete sequence with first the divider bytes (first data bit = 0)

| START | ADDRESS<br>BYTE | ACK | DIVIDER<br>BYTE 1 | ACK | DIVIDER<br>BYTE 2 | ACK | CONTROL<br>BYTE | ACK | BAND-<br>SWITCH<br>BYTE | ACK | STOP |
|-------|-----------------|-----|-------------------|-----|-------------------|-----|-----------------|-----|-------------------------|-----|------|
| S     | C2              | Α   | 06                | Α   | 40                | Α   | CE              | Α   | 09                      | Α   | Р    |

Table 21 Complete sequence with first the control and band-switch bytes (first data bit = 1)

| START | ADDRESS<br>BYTE | ACK | CONTROL<br>BYTE | ACK | BAND-<br>SWITCH<br>BYTE | ACK | DIVIDER<br>BYTE 1 | ACK | DIVIDER<br>BYTE 2 | ACK | STOP |
|-------|-----------------|-----|-----------------|-----|-------------------------|-----|-------------------|-----|-------------------|-----|------|
| S     | C2              | Α   | CE              | Α   | 09                      | Α   | 06                | Α   | 40                | Α   | Р    |

**Table 22** Sequence with divider bytes only (first data bit = 0)

| START | ADDRESS BYTE | ACK | DIVIDER BYTE 1 | ACK | DIVIDER BYTE 2 | ACK | STOP |
|-------|--------------|-----|----------------|-----|----------------|-----|------|
| S     | C2           | Α   | 06             | Α   | 40             | Α   | Р    |

Table 23 Sequence with control and band-switch bytes only (first data bit = 1)

| START | ADDRESS BYTE | ACK | CONTROL BYTE | ACK | BAND-SWITCH BYTE | ACK | STOP |
|-------|--------------|-----|--------------|-----|------------------|-----|------|
| S     | C2           | Α   | CE           | Α   | 09               | Α   | Р    |

Table 24 Sequence with control byte only (first data bit = 1)

| START | ADDRESS BYTE | ACK | CONTROL BYTE | ACK | STOP |
|-------|--------------|-----|--------------|-----|------|
| S     | C2           | Α   | CE           | Α   | Р    |

### 5 V mixers/oscillators and synthesizers for cable TV and VCR 2-band tuners

TDA6502; TDA6502A; TDA6503; TDA6503;

#### 13.5.2 READ SEQUENCES FROM REGISTER C3

Tables 25 and 26 show the various read sequences where:

S = START bit

A = acknowledge bit

XX = read status byte

X = no acknowledge from the master means end of sequence

P = STOP bit

### Table 25 One status byte acquisition

| START | ADDRESS BYTE | ACK | STATUS BYTE | ACK | STOP |
|-------|--------------|-----|-------------|-----|------|
| S     | C3           | Α   | XX          | Х   | Р    |

### Table 26 Two status bytes acquisition

| START | ADDRESS BYTE | ACK | STATUS BYTE | ACK | STATUS BYTE | ACK | STOP |
|-------|--------------|-----|-------------|-----|-------------|-----|------|
| 8     | C3           | Α   | XX          | Α   | XX          | Х   | Р    |

### 13.6 Examples of 3-wire bus data format sequences for TDA6502 and TDA6503

#### 13.6.1 18-BIT SEQUENCE

#### Conditions:

 $f_{osc} = 800 \text{ MHz}$ 

Port register PUHF is 'on'.

### Table 27 18-bit sequence

| PUHF | FMST | PVHFH | PVHFL | N13 | N12 | N11 | N10 | N9 | N8 | N7 | N6 | N5 | N4 | N3 | N2 | N1 | N0 |
|------|------|-------|-------|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|----|
| 1    | 0    | 0     | 0     | 1   | 1   | 1   | 0   | 0  | 1  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |

The reference divider is automatically set to 64 assuming that bit RSB has been set to logic 1 at power-on. If bit RSB has been set to logic 0, in a previous 27-bit sequence, the reference divider will still be set at 80. In this event, the 18-bit sequence has to be adapted to the 80 divider ratio.

### 13.6.2 19-BIT SEQUENCE

### Conditions:

 $f_{osc} = 650 \text{ MHz}$ 

Port register PUHF is 'on'.

### Table 28 19-bit sequence

| PU | HF | FMST | PVHFH | PVHFL | N14 | N13 | N12 | N11 | N10 | N9 | N8 | N7 | N6 | N5 | N4 | N3 | N2 | N1 | N0 |
|----|----|------|-------|-------|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|----|
| 1  |    | 0    | 0     | 0     | 1   | 0   | 1   | 0   | 0   | 0  | 1  | 0  | 1  | 0  | 0  | 0  | 0  | 0  | 0  |

The reference divider is automatically set to 128 assuming that bit RSB has been set to logic 1 at power-on. If bit RSB has been set to logic 0 in a previous 27-bit sequence, the reference divider will still be set at 80. In this event, the 19-bit sequence has to be adapted to the 80 divider ratio.

### 5 V mixers/oscillators and synthesizers for cable TV and VCR 2-band tuners

TDA6502; TDA6502A; TDA6503; TDA6503A

13.6.3 27-BIT SEQUENCE

Conditions:

 $f_{osc} = 750 \text{ MHz}$ 

Port register PUHF is 'on'

Reference divider is set at 80

 $I_{CP} = 60 \,\mu\text{A}$ 

No test function.

Table 29 27-bit sequence

| D | ים        | 14 13 12 11 10 9 8 7 6 5 4 3 2 |    |    |    |    |    |    |   |   |   |   |   | CON | ITRO | DL D | ATA BI | TS |   |    |    |    |    |     |     |    |
|---|-----------|--------------------------------|----|----|----|----|----|----|---|---|---|---|---|-----|------|------|--------|----|---|----|----|----|----|-----|-----|----|
|   | PORT BITS |                                | 13 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4   |      | 2    | 1      | 0  | Х | СР | T2 | T1 | ТО | RSA | RSB | os |
| 1 | 0         | 0                              | 0  | 0  | 1  | 1  | 1  | 0  | 1 | 0 | 1 | 0 | 0 | 1   | 1    | 0    | 0      | 0  | 1 | 0  | 0  | 0  | 1  | 0   | 0   | 0  |

To change the oscillator frequency to 600 MHz in 50 kHz steps a 19-bit sequence or an 18-bit sequence can be used. The charge pump current remains at  $60 \, \mu A$ .

Table 30 Changing frequency with a 19-bit sequence

|   | DODI      | ріте |   |    |    |    |    |    | FRE | QUE | NCY D | ATA B | ITS |   |   |   |   |   |
|---|-----------|------|---|----|----|----|----|----|-----|-----|-------|-------|-----|---|---|---|---|---|
|   | PORT BITS |      |   | 14 | 13 | 12 | 11 | 10 | 9   | 8   | 7     | 6     | 5   | 4 | 3 | 2 | 1 | 0 |
| 1 | 0         | 0    | 0 | 0  | 1  | 0  | 1  | 1  | 1   | 0   | 1     | 1     | 1   | 0 | 0 | 0 | 0 | 0 |

Table 31 Changing frequency with an 18-bit sequence

|   | PORT | ріте |    |    |    |    |   |   | FREQ | UENC | Y DATA | BITS |   |   |   |   |   |
|---|------|------|----|----|----|----|---|---|------|------|--------|------|---|---|---|---|---|
|   | POKI |      | 13 | 12 | 11 | 10 | 9 | 8 | 7    | 6    | 5      | 4    | 3 | 2 | 1 | 0 |   |
| 1 | 0    | 0    | 0  | 1  | 0  | 1  | 1 | 1 | 0    | 1    | 1      | 1    | 0 | 0 | 0 | 0 | 0 |

## 5 V mixers/oscillators and synthesizers for cable TV and VCR 2-band tuners

TDA6502; TDA6502A; TDA6503; TDA6503A

### 14 INTERNAL PIN CONFIGURATION

| SYMBOL | P                    | IN                   |               | LTAGE<br>VALUE) <sup>(1)</sup> | EQUIVALENT CIRCUIT(2)    |
|--------|----------------------|----------------------|---------------|--------------------------------|--------------------------|
| SYMBOL | TDA6502;<br>TDA6502A | TDA6503;<br>TDA6503A | VHF           | UHF                            | EQUIVALENT CIRCUIT(2)    |
| UHFIN1 | 1                    | 28                   | _             | 1.0 V                          |                          |
| UHFIN2 | 2                    | 27                   | -             | 1.0 V                          | (28) (27) FCE584         |
| VHFIN  | 3                    | 26                   | 1.8 V         | -                              | (26)<br>FCE585           |
| RFGND  | 4                    | 25                   | 0.0 V         | 0.0 V                          | (25)<br>FCE586           |
| IFFIL1 | 5                    | 24                   | 3.6 V         | 3.6 V                          |                          |
| IFFIL2 | 6                    | 23                   | 3.6 V         | 3.6 V                          | (24) (5) (6) (23)<br>    |
| PVHFL  | 7                    | 22                   | n.a. or 4.8 V | n.a.                           |                          |
| PVHFH  | 8                    | 21                   | 4.8 V or n.a. | n.a.                           | │ <del>┤</del> ┖┤   ┤    |
| PUHF   | 9                    | 20                   | n.a.          | 4.8 V                          | 7 8                      |
| FMST   | 10                   | 19                   | n.a. or 4.8 V | n.a. or 4.8 V                  | 9<br>(20) (19)<br>FCE588 |

## 5 V mixers/oscillators and synthesizers for cable TV and VCR 2-band tuners

TDA6502; TDA6502A; TDA6503; TDA6503A

| 0.417.01 | P                    | IN                   | DC VC<br>(AVERAGE | OLTAGE<br>E VALUE) <sup>(1)</sup> | (2)                               |
|----------|----------------------|----------------------|-------------------|-----------------------------------|-----------------------------------|
| SYMBOL   | TDA6502;<br>TDA6502A | TDA6503;<br>TDA6503A | VHF               | UHF                               | EQUIVALENT CIRCUIT <sup>(2)</sup> |
| SW       | 11                   | 18                   | 5.0 V             | 5.0 V                             | (11) (18) FCE189                  |
| CE/AS    | 12                   | 17                   | 1.25 V            | 1.25 V                            | (12)   I   FCE191                 |
| DA       | 13                   | 16                   | -                 | -                                 | 13<br>(16)<br>FCE190              |
| CL       | 14                   | 15                   | -                 | -                                 | (14)<br>(15)<br>FCE192            |
| LOCK/ADC | 15                   | 14                   | 4.6 V             | 4.6 V                             | (14)<br>FCE193                    |

## 5 V mixers/oscillators and synthesizers for cable TV and VCR 2-band tuners

TDA6502; TDA6502A; TDA6503; TDA6503A

| OVMDOL          | P                    | N                    |                 | LTAGE<br>VALUE) <sup>(1)</sup> | FOUNDALENT OIDOUIT(2)             |
|-----------------|----------------------|----------------------|-----------------|--------------------------------|-----------------------------------|
| SYMBOL          | TDA6502;<br>TDA6502A | TDA6503;<br>TDA6503A | VHF             | UHF                            | EQUIVALENT CIRCUIT <sup>(2)</sup> |
| СР              | 16                   | 13                   | 1 V             | 1 V                            | (13)<br>FCE194                    |
| VT              | 17                   | 12                   | V <sub>VT</sub> | V <sub>VT</sub>                | (17)<br>(12)<br>FCE589            |
| XTAL            | 18                   | 11                   | 2.6 V           | 2.6 V                          | (18)<br>(11)<br>FCE590            |
| V <sub>CC</sub> | 19                   | 10                   | 5.0 V           | 5.0 V                          | supply voltage                    |
| IFOUT           | 20                   | 9                    | 2.1 V           | 2.1 V                          | FCE591 (9)                        |
| GND             | 21                   | 8                    | 0.0 V           | 0.0 V                          | (8)<br>FCES92                     |

## 5 V mixers/oscillators and synthesizers for cable TV and VCR 2-band tuners

TDA6502; TDA6502A; TDA6503; TDA6503A

| SYMBOL    | Р                    | IN                   |       | LTAGE<br>VALUE) <sup>(1)</sup> | EQUIVALENT CIRCUIT(2)        |
|-----------|----------------------|----------------------|-------|--------------------------------|------------------------------|
| STMBOL    | TDA6502;<br>TDA6502A | TDA6503;<br>TDA6503A | VHF   | UHF                            | EQUIVALENT CIRCUIT           |
| OSCGND    | 23                   | 6                    | 0.0 V | 0.0 V                          | (23)<br>(6)<br>FCE593        |
| VHFOSCIB  | 22                   | 7                    | 1.8 V | _                              |                              |
| VHFOSCOC  | 24                   | 5                    | 3.0 V | _                              | (24)<br>(5)<br>(7)<br>FCES94 |
| UHFOSCIB1 | 25                   | 4                    | _     | 1.9 V                          | 1 1                          |
| UHFOSCOC1 | 26                   | 3                    | _     | 2.9 V                          | (2) (3)                      |
| UHFOSCOC2 | 27                   | 2                    | _     | 2.9 V                          | <u> </u>                     |
| UHFOSCIB2 | 28                   | 1                    | _     | 1.9 V                          | (25) (28) (1) FCE595         |

### **Notes**

- 1. Measured in circuit of Fig.19.
- 2. The pin numbers in parenthesis represent the TDA6503 and TDA6503A.


## 5 V mixers/oscillators and synthesizers for cable TV and VCR 2-band tuners

TDA6502; TDA6502A; TDA6503; TDA6503A

### 15 PACKAGE OUTLINE

SSOP28: plastic shrink small outline package; 28 leads; body width 5.3 mm

SOT341-1



| UNIT | A<br>max. | A <sub>1</sub> | A <sub>2</sub> | A <sub>3</sub> | bp           | С            | D <sup>(1)</sup> | E <sup>(1)</sup> | е    | HE         | L    | Lp           | Q          | v   | w    | у   | Z <sup>(1)</sup> | θ        |
|------|-----------|----------------|----------------|----------------|--------------|--------------|------------------|------------------|------|------------|------|--------------|------------|-----|------|-----|------------------|----------|
| mm   | 2.0       | 0.21<br>0.05   | 1.80<br>1.65   | 0.25           | 0.38<br>0.25 | 0.20<br>0.09 | 10.4<br>10.0     | 5.4<br>5.2       | 0.65 | 7.9<br>7.6 | 1.25 | 1.03<br>0.63 | 0.9<br>0.7 | 0.2 | 0.13 | 0.1 | 1.1<br>0.7       | 8°<br>0° |

#### Note

1. Plastic or metal protrusions of 0.20 mm maximum per side are not included.

| OUTLINE  | REFERENCES |        |      |  | EUROPEAN   | ISSUE DATE                      |
|----------|------------|--------|------|--|------------|---------------------------------|
| VERSION  | IEC        | JEDEC  | EIAJ |  | PROJECTION | ISSUE DATE                      |
| SOT341-1 |            | MO-150 |      |  |            | <del>95-02-04</del><br>99-12-27 |

### 5 V mixers/oscillators and synthesizers for cable TV and VCR 2-band tuners

TDA6502; TDA6502A; TDA6503: TDA6503A

#### 16 SOLDERING

### 16.1 Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

### 16.2 Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 220 °C for thick/large packages, and below 235 °C for small/thin packages.

### 16.3 Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
  - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
  - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

 For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

### 16.4 Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to  $300\ ^{\circ}$ C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320  $^{\circ}$ C.

### 5 V mixers/oscillators and synthesizers for cable TV and VCR 2-band tuners

TDA6502; TDA6502A; TDA6503; TDA6503

### 16.5 Suitability of surface mount IC packages for wave and reflow soldering methods

| PACKAGE   | SOLDERING METHOD                  |                       |  |
|---|-----------------------------------|-----------------------|--|
| PACKAGE   | WAVE                              | REFLOW <sup>(1)</sup> |  |
| BGA, HBGA, LFBGA, SQFP, TFBGA                       | not suitable                      | suitable              |  |
| HBCC, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, HVQFN, SMS | not suitable <sup>(2)</sup>       | suitable              |  |
| PLCC <sup>(3)</sup> , SO, SOJ                       | suitable                          | suitable              |  |
| LQFP, QFP, TQFP                                     | not recommended <sup>(3)(4)</sup> | suitable              |  |
| SSOP, TSSOP, VSO                                    | not recommended <sup>(5)</sup>    | suitable              |  |

### **Notes**

- 1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 2. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
- 3. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

### 5 V mixers/oscillators and synthesizers for cable TV and VCR 2-band tuners

TDA6502; TDA6502A; TDA6503: TDA6503A

### 17 DATA SHEET STATUS

| DATA SHEET STATUS(1)      | PRODUCT<br>STATUS <sup>(2)</sup> | DEFINITIONS  |
|---------------------------|----------------------------------|--|
| Objective specification   | Development                      | This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.  |
| Preliminary specification | Qualification                    | This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.                                     |
| Product specification     | Production                       | This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A. |

#### **Notes**

- 1. Please consult the most recently issued data sheet before initiating or completing a design.
- 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

### 18 DEFINITIONS

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

### 19 DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

### 5 V mixers/oscillators and synthesizers for cable TV and VCR 2-band tuners

TDA6502; TDA6502A; TDA6503; TDA6503A

### 20 PURCHASE OF PHILIPS I<sup>2</sup>C COMPONENTS



Purchase of Philips  $I^2C$  components conveys a license under the Philips'  $I^2C$  patent to use the components in the  $I^2C$  system provided the system conforms to the  $I^2C$  specification defined by Philips. This specification can be ordered using the code 9398 393 40011.

5 V mixers/oscillators and synthesizers for cable TV and VCR 2-band tuners

TDA6502; TDA6502A; TDA6503; TDA6503A

**NOTES** 

5 V mixers/oscillators and synthesizers for cable TV and VCR 2-band tuners

TDA6502; TDA6502A; TDA6503; TDA6503A

**NOTES** 

### Philips Semiconductors – a worldwide company

#### **Contact information**

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2001

SCA73

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

753504/04/pp44

Date of release: 2001 Aug 22

Document order number: 9397 750 08538

Let's make things better.

Philips Semiconductors



