INTEGRATED CIRCUITS



Product specification File under Integrated Circuits, IC02 1998 Dec 04



TDA4886A

140 MHz video controller with I²C-bus

CONTENTS

1	FEATURES
2	GENERAL DESCRIPTION
3	ORDERING INFORMATION
4	QUICK REFERENCE DATA
5	BLOCK DIAGRAM
6	PINNING
7	FUNCTIONAL DESCRIPTION
7.1	Signal input stage (input clamping, blanking and clipping)
7.2	Electronic potentiometer stages
7.3	Output stage
7.4 7.5	Pedestal blanking Output clamping, feedback references and DAC outputs
7.6	Clamping and blanking pulses
7.7	On Screen Display (OSD)
7.8	Subcontrast adjustment, contrast modulation and beam current limiting
7.9	l ² C-bus control
7.10	I ² C-bus data buffer
8	LIMITING VALUES
9	THERMAL CHARACTERISTICS
10	CHARACTERISTICS
11	I ² C-BUS PROTOCOL
12	TEST AND APPLICATION INFORMATION
12.1 12.2	Test boards Recommendations for building the application board
13	INTERNAL CIRCUITRY
14	PACKAGE OUTLINE
15	SOLDERING
15.1	Introduction to soldering through-hole mount
15.2 15.3 15.4	packages Soldering by dipping or by solder wave Manual soldering Suitability of through-hole mount IC packages for dipping and wave soldering methods
16	DEFINITIONS
17	LIFE SUPPORT APPLICATIONS
18	PURCHASE OF PHILIPS I ² C COMPONENTS

1998 Dec 04

• I²C-bus control

FEATURES

• 140 MHz pixel rate

1

• I²C-bus data buffer for synchronization of adjustments

140 MHz video controller with I²C-bus

- Grey scale tracking
- On Screen Display (OSD) mixing with 50 MHz pixel rate
- OSD contrast
- Negative feedback for DC-coupled cathodes
- Especially for AC-coupled cathodes
 - Black level adaptable to kind of post amplifier
 - Internal positive feedback
 - DAC outputs for black level restoration.
- Integrated black level storage capacitors
- Beam current limiting
- Subcontrast/contrast modulation
- Pedestal blanking
- Sync clipping.

3 ORDERING INFORMATION

2 GENERAL DESCRIPTION

The TDA4886A is a monolithic integrated RGB pre-amplifier for colour monitor systems (e.g. 15" and 17") with I²C-bus control and OSD. In addition to bus control, beam current limiting and contrast modulation are possible. The signals are amplified in order to drive commonly used video modules or discrete solutions. Individual black level control with negative feedback from the cathode (DC coupling) or gradually adaptable black level control with positive feedback and 3 DAC outputs for external cut-off control (AC coupling) is possible.

With special advantages the circuit can be used in conjunction with the TDA485X monitor deflection IC family.

ТҮРЕ		PACKAGE	
NUMBER	NAME	DESCRIPTION	VERSION
TDA4886A	SDIP24	plastic shrink dual in-line package; 24 leads (400 mil)	SOT234-1



TDA4886A

4 QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _P	supply voltage (pin 7)		7.6	8.0	8.8	V
I _P	supply current (pin 7)		-	21	25	mA
V _{P1,2,3}	channel supply voltage (pins 21, 18 and 15)		7.6	8.0	8.8	V
I _{P1,2,3}	channel supply current (pins 21, 18 and 15)		-	21	25	mA
V _{i(b-w)}	input voltage (black-to-white value; pins 6, 8 and 10)		-	0.7	1.0	V
V _{o(b-w)}	nominal output voltage swing (black-to-white value; pins 22, 19 and 16)	nominal contrast; maximum gain	-	2.8	-	V
V _{o(b-w)(max)}	maximum output voltage swing (black-to-white value; pins 22, 19 and 16)	maximum contrast; maximum gain	_	4.54	-	V
Vo	output voltage level (pins 22, 19 and 16)		0.05	_	V _P – 1	V
V _{bl(DC)}	typical reference black level for DC coupling (pins 22, 19 and 16)	control bit FPOL = 0	0.5	-	2.5	V
V _{bl(AC)}	typical reference black level for AC coupling (pins 22, 19 and 16)	control bit FPOL = 1 and PEDST = 0				
		BLH2 = 0; BLH1 = 0	-	0.77	_	V
		BLH2 = 0; BLH1 = 1	-	1.01	_	V
		BLH2 = 1; BLH1 = 0	-	1.25	_	V
		BLH2 = 1; BLH1 = 1	-	1.49	_	V
I _{o(sink)}	peak output sink current	during fast signal transients	-	_	20	mA
I _{o(source)}	peak output source current	during fast signal transients	-40	_	-	mA
В	bandwidth	–3 dB (small signal)	-	165	_	MHz
t _{r(o)}	video rise time at signal outputs (pins 22, 19 and 16)		-	2.8	-	ns
t _{f(0)}	video fall time at signal outputs (pins 22, 19 and 16)		-	3.8	-	ns
dVo	overshoot at signal outputs (pins 22, 19 and 16)	minimum rise time	8	17	30	%
$\alpha_{ct(f)}$	crosstalk suppression by frequency	f = 50 MHz	25	_	_	dB
C _C	contrast control related to nominal contrast		-28	_	+4.2	dB
TR _o	tracking of output signals for contrast variation from maximum to minimum		-	0.0	0.5	dB
G _C	gain control related to maximum gain		-7.3	-	0	dB
BC	brightness control (typical black level voltage change related to nominal output signal amplitude)		-10	-	+30	%
V _{o(OSD)(max)}	maximum OSD output voltage swing related to nominal output voltage swing (pins 22, 19 and 16)	maximum OSD contrast; maximum gain	-	120	-	%
C _{OSD}	OSD contrast control related to maximum OSD contrast		-12	-	0	dB



Product specification

140 MHz video controller with I²C-bus

TDA4886A





1998 Dec 04

_

сл

TDA4886A

6 PINNING

SYMBOL	PIN	DESCRIPTION
FBL	1	fast blanking input for OSD insertion
OSD1	2	OSD input channel 1
OSD ₂	3	OSD input channel 2
OSD ₃	4	OSD input channel 3
CLI	5	input clamping; vertical blanking input
V _{I1}	6	signal input channel 1
V _P	7	supply voltage
V _{I2}	8	signal input channel 2
GND	9	ground
V _{I3}	10	signal input channel 3
HFB	11	horizontal flyback input (output clamping, blanking)
SDA	12	I ² C-bus serial data input/output
SCL	13	I ² C-bus clock input
GNDX	14	ground channels 1, 2 and 3
V _{P3}	15	supply voltage channel 3
V _{O3}	16	signal output channel 3
FB/R ₃	17	feedback input/reference voltage output channel 3
V _{P2}	18	supply voltage channel 2
V _{O2}	19	signal output channel 2
FB/R ₂	20	feedback input/reference voltage output channel 2
V _{P1}	21	supply voltage channel 1
V _{O1}	22	signal output channel 1
FB/R ₁	23	feedback input/reference voltage output channel 1
LIM	24	subcontrast, contrast modulation, beam current limiting input



Fig.2 Pin configuration.

7 FUNCTIONAL DESCRIPTION

See block diagram (Fig.1) and definition of levels and output signals (see Chapter "Characteristics" notes 1 to 3; Figs 3 to 6).

7.1 Signal input stage (input clamping, blanking and clipping)

The RGB input signals with nominal signal amplitude of 0.7 V are capacitively coupled into the TDA4886A from a low-ohmic source (75 Ω recommended) and actively clamped to an internal DC voltage during signal black level. Because of the high-ohmic input impedance of the TDA4886A the coupling capacitor (which also functions as a storage capacitor between clamping pulses) can be relatively small (10 nF recommended). Very small input currents will discharge the coupling capacitor resulting in black output signals for missing **input clamping pulses**.

Composite signals will not disturb normal operation because a **clipping circuit** cuts all signal parts below black level.

A fast **signal blanking** stage belongs to the input stage which is driven by several **blanking pulses** (see Section "Clamping and blanking pulses") and control bit DISV = 1. During the off condition the internal reference black level will be inserted instead of the input signals.

7.2 Electronic potentiometer stages

7.2.1 CONTRAST CONTROL (DRIVEN BY I²C-BUS, 6-BIT DAC)

The input signals related to the internal reference black level can be simultaneously adjusted by contrast control with a control range of typically 32 dB. The nominal contrast setting is defined for 26H (4.2 dB below maximum).

7.2.2 BRIGHTNESS CONTROL (DRIVEN BY I²C-BUS, 6-BIT DAC)

With brightness control the video black level will be shifted in relation to the reference black level simultaneously for all three channels. With a negative setting (maximum 10% of nominal signal amplitude) dark signal parts will be lost in ultra black while for positive settings (maximum 30% of nominal signal amplitude) the background will alter from black to grey. The nominal brightness setting (10H) is no shift. The brightness setting is also valid for OSD signals. During blanking and output clamping the video black level will be blanked to reference black level (**brightness blanking**).

7.2.3 GAIN CONTROL (DRIVEN BY I²C-BUS, 6-BIT DAC) AND GREY SCALE TRACKING

Gain control is used for white point adjustment (correction for different voltage to light amplification of the three colour channels) and therefore individual for the three channels. The video signals related to the reference black level can be gain controlled within a range of typically 7.3 dB. The nominal setting is maximum gain. The video signal is the addition of the contrast controlled input signal and the brightness shift. The gain setting is also valid for OSD signals, thus the complete 'grey scale' is effected by gain control.

7.3 Output stage

In the output stage the nominal input signal will be amplified to 2.8 V output colour signal at nominal contrast and maximum gain. The maximum input to output amplification at maximum contrast and gain settings is 16.2 dB. By **output clamping** the reference black level can be adjusted. In order to achieve fast rise and fall times of the output signals with minimum crosstalk between the channels, each output stage has its own supply voltage pin.

7.4 Pedestal blanking

For the video portion the reference black level should correspond to the 'extended cut-off voltage' at the cathode. Nevertheless during vertical flyback retrace lines may be visible, though blanking to spot cut-off is useful. With control bit PEDST = 1 the pedestal black level will be adjusted by output clamping instead of the reference black level (see Fig.5). The pedestal black level is more negative than the video black level at minimum brightness setting and the voltage difference to reference black level is fixed.

7.5 Output clamping, feedback references and DAC outputs

The aim of the output clamping (pins FB/R_1 , FB/R_2 and FB/R_3 with control bit FPOL = 0, internal feedback with control bit FPOL = 1) is to set the reference black level of the signal outputs to a value which corresponds to the 'extended cut-off voltage' of the CRT cathodes. With a lack of output clamping pulses the integrated storage capacitors will be discharged resulting in output signals going to switch-off voltage. Feedback references are driven by the I²C-bus.

1. Control bit FPOL = 0

The cathode voltage (DC-coupled) is divided by a voltage divider and fed back to the IC. During the **output clamping pulse** it is compared with an adjustable feedback reference voltage with a range of approximately 5.77 to 4.05 V. Any difference will lead to a reference black level correction (control bit PEDST = 0) or pedestal black level correction (control bit PEDST = 1) by charging or discharging the integrated capacitor which stores the black level information between the output clamping pulses. The DC voltages of the output stages should be designed in such a way that the reference black level jedestal black level is within the range of 0.5 to 2.5 V.

For correct operation it is necessary that there is enough headroom for ultra black signals (negative brightness setting, pedestal black level if control bit PEDST = 1). Any clipping with the video supply voltage at the cathode can disturb the signal rise/fall times or the black level stabilization.

2. Control bit FPOL = 1

For applications with AC-coupled cathodes the signal outputs are fed back internally. During the output clamping pulse they are compared with a feedback reference voltage of approximately 0.75, 1.0, 1.25 or 1.5 V (depending on the values of control bits BLH2 and BLH1). These values ensure a good adaptability to discrete and integrated post amplifiers as well.

For black level restoration the DAC outputs (FB/R₁, FB/R₂ and FB/R₃) with a range of approximately 5.77 to 4.05 V can be used.

The use of **pedestal blanking** allows a very simple black level restoration with a DC diode clamp instead of a complicated pulse restoration circuit because the pedestal black level is the most negative output signal.

7.6 Clamping and blanking pulses

The pin CLI of TDA4886A can be directly connected to pin CLBL of e.g. TDA4855 sync processor for input clamping pulses and vertical blanking pulses. The threshold for the input clamping pulse (typical 3 V) is higher than the threshold for the vertical blanking pulse (typical 1.4 V) but there must be no blanking during input clamping. Thus vertical blanking only is enabled if no input clamping is detected. For this reason the input clamping pulse must have rise/fall times faster than 75 ns/V during the transition from 1.2 to 3.5 V and vice versa. The internal vertical blanking pulse will be delayed by typical 270 ns. During the vertical blanking pulse at pin CLI **signal blanking**, **brightness blanking** and with control bit PEDST = 1 **pedestal blanking** will be activated. Input clamping pulses during vertical blanking will not switch off blanking.

For proper **input clamping** the input signals have to be at black level during the input clamping pulse.

An input pulse at pin HFB (e.g. horizontal flyback pulse) will be scanned with two thresholds. If the input pulse exceeds the first one (typical 1.4 V) **signal blanking**, **brightness blanking** and if control bit PEDST = 1 **pedestal blanking** will be activated. If the input pulse exceeds the second one (typical 3 V) additionally **output clamping** will be activated. The vertical blanking pulse can also be mixed with the horizontal flyback pulse at pin HFB.

7.7 On Screen Display (OSD)

If the fast blanking input signal at pin FBL exceeds the threshold (typical 1.4 V) the input signals are blanked (**signal blanking**) and OSD signals are enabled. Then any signal at pins OSD₁, OSD₂ or OSD₃ exceeding the same threshold will create an insertion signal with an amplitude of 120% of the nominal colour signal (approximately 74% of the maximum colour signal). The amplitude can be controlled by OSD contrast (driven by the l²C-bus) with a range of 12 dB. The OSD signals are inserted at the same point as the contrast controlled input signals and will be treated with brightness and gain control like normal input signals.

With control bit DISO = 1 the OSD signal insertion and fast blanking (pin FBL) are disabled.

7.8 Subcontrast adjustment, contrast modulation and beam current limiting

The pin LIM is a linear contrast control pin which allows subcontrast setting, contrast modulation and beam current limiting. The maximum contrast is defined by the actual I²C-bus setting. Input signals at pin LIM act on video and OSD signals and do not affect the contrast bit resolution.

To achieve brightness uniformity over the screen, scan dependent contrast modulation is possible.

TDA4886A

7.9 I²C-bus control

The TDA4886A contains an I²C-bus receiver for several control functions:

- 1. Contrast control with 6-bit DAC
- 2. Brightness control with 6-bit DAC
- 3. OSD contrast control with 4-bit DAC
- 4. Gain control for each channel with 6-bit DAC
- 5. Internal feedback reference and external reference voltage control for each channel with 8-bit DAC
- Control register with control bits BLH2, BLH1, FPOL, DISV, DISO and PEDST.

After power-up and after internal power-on reset of the I²C-bus the registers are set to the following values:

- Control bit FPOL to logic 1
- Control bits BLH2, BLH1, DISV, DISO and PEDST to logic 0
- All other alignment registers to logic 0 (minimum value for control registers).

7.10 I²C-bus data buffer

1. Buffered mode

Adjustments via the I²C-bus are synchronized with vertical blanking pulse at CLI.

- a) Most significant bit (MSB) of subaddresses is set to logic 1.
- b) Only one I²C-bus transmission in buffered mode is accepted before the start of the vertical blanking pulse. Following transmission trials will get no acknowledge.
- c) Received data is stored in one internal 8-bit buffer.
- Adjustments will take effect with detection of the first vertical blanking pulse after the end of according l²C-bus transmission.
- e) Waiting for vertical blanking pulse in buffered mode can be interrupted by power-on reset.
- f) Auto-increment is impossible.
- g) Buffered mode should be used for user adjustments such as contrast, OSD contrast and brightness while picture on monitor is visible.

2. Direct mode

Adjustments via the I²C-bus take effect immediately.

- a) Most significant bit (MSB) of subaddresses is set to logic 0.
- b) Number of I²C-bus transmissions in direct mode is unlimited.
- c) Adjustments take effect directly at the end of each l²C-bus transmission.
- d) Direct mode can be used for all adjustments but large changes of control values may appear as visual disturbances in the picture on the monitor.
- e) Auto-increment is possible.
- f) Vertical blanking pulse is not necessary.

TDA4886A

8 LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _P	supply voltage (pin 7)		0	8.8	V
V _{P1, 2, 3}	supply voltage channels 1, 2 and 3 (pins 21, 18 and 15)		0	8.8	V
Vi	input voltage (pins 6, 8 and 10)		-0.1	V _P	V
V _{ext}	external DC voltage applied to the following pins:				
	pins 1 to 4		-0.1	VP	V
	pins 5 and 11		-0.1	V _P + 0.7	V
	pins 12 and 13		-0.1	VP	V
	pins 23, 20 and 17		-0.1	V _P + 0.7	V
	pins 22, 19 and 16		note 1	note 1	
	pin 24		-0.1	VP	V
I _{o(av)}	average output current (pins 22, 19 and 16)		-	20	mA
I _{OM}	peak output current (pins 22, 19 and 16)		-	50	mA
P _{tot}	total power dissipation		-	1400	mW
T _{stg}	storage temperature		-25	+150	°C
T _{amb}	operating ambient temperature		-20	+70	°C
Tj	junction temperature		-25	+150	°C
V _{ESD}	electrostatic handling for all pins				
	machine model	note 2	-250	+250	V
	human body model	note 3	-2000	+2000	V

Notes

- 1. No external voltages.
- 2. Equivalent to discharging a 200 pF capacitor via a 0.75 µH inductance ("UZW-B0/FQ-B302").
- 3. Equivalent to discharging a 100 pF capacitor via a 1500 Ω series resistor (*"UZW-B0/FQ-A302"*).

9 THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R _{th(j-a)}	thermal resistance from junction to ambient	in free air	55	K/W

10 CHARACTERISTICS

All voltages and currents are measured in a dedicated test circuit which is optimized for best high frequency performance; all voltages are measured with respect to GND (pins 9 and 14); $V_P = V_{P1, 2, 3} = 8 \text{ V}$ (pins 7, 21, 18 and 15); $T_{amb} = 25 \text{ °C}$; nominal input signals [0.7 V (p-p) at pins 6, 8 and 10]; nominal colour signals at signal outputs (pins 22, 19 and 16); reference black level (V_{rbl}) approximately 0.77 V; nominal settings for brightness and contrast; maximum settings for OSD contrast and gain; no subcontrast, modulation of contrast or limiting ($V_{24} \ge 5 \text{ V}$); no OSD fast blanking (pin 1 connected to ground); notes 1 to 3; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supplies					1	1
V _P	supply voltage (pin 7)		7.6	8.0	8.8	V
l _P	supply current (pin 7)	note 4	_	21	25	mA
V _{P1,2,3}	channel supply voltage (pins 21, 18 and 15)		7.6	8.0	8.8	V
I _{P1,2,3}	channel supply current (pins 21, 18 and 15)	signal outputs (pins 22, 19 and 16) open-circuit; $V_{rbl} \approx 0.77$ V; notes 4 and 5	-	21	25	mA
V _{PSO}	supply voltage for signal switch off (threshold at pin 7)	signal outputs switched to switch-off voltage	_	-	7.2	V
Input clamping	g and vertical blanking input, vali	dation of buffered I ² C-bus dat	a (pin 5)			
V ₅	input clamping and vertical	notes 6 and 7				
	blanking input signal	no vertical blanking, no input clamping	-0.1	-	+1.2	V
		vertical blanking, no input clamping	1.6	-	2.6	V
		input clamping, no vertical blanking	3.5	-	V _P	V
I ₅	input current	V ₅ = 1 V	_	-0.2	_	μA
		pin 5 connected to ground; note 8	-80	-60	-30	μA
		V ₅ = -0.1 V; note 8	-250	-200	-100	μA
t _{r/f5}	rise/fall time for input clamping pulse, disable for vertical blanking	note 6; see Fig.7	_	-	75	ns/V
t _{W5}	width of input clamping pulse		0.6	_	-	μs
t _{W5I2C}	width of vertical blanking pulse for validation of buffered I ² C-bus data	leading and trailing edge threshold $V_5 = 1.4$ V; note 7	10	-	-	μs
t _{l2Cvalid}	delay between leading edge of vertical blanking pulse and validation of buffered l ² C-bus data	I^2 C-bus transmission in buffered mode completed; leading edge threshold V ₅ = 1.4 V; note 7	-	-	2	μs
t _{I2Cdead}	dead time of I ² C-bus receiver after synchronizing vertical blanking pulse in case of a completed I ² C-bus transmission in buffered mode	leading edge threshold $V_5 = 1.4 \text{ V}$; note 7	15	-	_	μs

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
t _{dl5}	delay between leading edges of vertical blanking input pulse and signal blanking at signal outputs	$V_{11} < 0.8$ V; input pulse with 50 ns/V; threshold for rising input pulse V ₅ = 1.4 V; threshold after input clamping pulse V ₅ = 3 V; V _{I(b-w)} = 0.7 V; see Fig.7	-	270	_	ns
t _{dt5}	delay between trailing edges of vertical blanking input pulse and internal blanking pulse	$V_{11} < 0.8$ V; input pulse with 50 ns/V; threshold $V_5 = 1.4$ V; see Fig.7	_	115	-	ns
Output clamp	ing and blanking input (pin 11)			-		
V ₁₁	output clamping and blanking input signal	note 9 no blanking, no output clamping	-0.1	_	+0.8	v
		blanking, no output clamping blanking, output clamping	2.0 3.5	- -	2.6 V _P	V V
I ₁₁	input current	V ₁₁ = 0.8 V	_	-0.4	 _	μA
		pin 11 connected to ground; note 8	-80	-60	-30	μA
		V ₁₁ = -0.1 V; note 8	-250	-200	-100	μA
t _{W11}	width of output clamping pulse	threshold V ₁₁ = 3 V	1	-	-	μs
Video signal i	nputs (channel 1: pin 6; channel 2	2: pin 8; channel 3: pin 10)				
V _{i(b-w)6,8,10}	positive input signal referred to black		-	0.7	1.0	V
I _{I6,8,10}	DC input current	no input clamping; $V_{I6,8,10} = V_{I(clamp)6, 8, 10};$ $T_{amb} = -20$ to +70 °C	0.02	0.20	0.35	μA
		during input clamping; V _{I6,8,10} = V _{I(clamp)6,8,10} \pm 0.7 V	±100	±135	±170	μA
Signal blankir	ng					
$\alpha_{ct(blank)}$	crosstalk suppression from	control bit DISV = 1; f = 80 MHz	20	_	-	dB
	input to output during blanking	control bit DISV = 1; f = 120 MHz	10	-	-	dB
Clipping of ne	egative input signals (measured a	t signal outputs)				
ΔV_{clipp}	offset during sync clipping related to nominal colour signal	$V_{I6,8,10} = V_{I(clamp)6,8,10}$; note 10; see Fig.3	_	-	2	%
Contrast cont	rol; see Fig.8 and note 11					-
d _C	colour signal related to nominal	3FH (maximum)	_	4.2	-	dB
	colour signal	26H (nominal)	_	0	-	dB
		00H (minimum)	_	-28	-	dB
ΔG_{track}	tracking of output colour signals of channels 1, 2 and 3	3FH to 00H; note 12	-	0.0	0.5	dB

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Fast blanking	(pin 1) and OSD signal insertion	(channel 1: pin 2; channel 2: pi	n 3; cha	nnel 3: p	bin 4); no	ote 13
V ₁	fast blanking input signal	no video signal blanking, OSD signal insertion disabled	0	-	1.1	V
		video signal blanking, OSD signal insertion enabled	1.7	-	V _P	V
V _{2,3,4}	OSD input signal	V ₁ > 1.7 V				
		no internal OSD signal insertion	0	-	1.1	V
		internal OSD signal insertion	1.7	_	VP	V
t _{r(OSD)}	rise time of OSD colour signals (pins 22, 19 and 16)	10 to 90% amplitude; input pulse with 1.2 ns/V	-	-	4	ns
t _{f(OSD)}	fall time of OSD colour signals (pins 22, 19 and 16)	90 to 10% amplitude; input pulse with 1.2 ns/V	-	-	7	ns
t _{g(CO)}	width of (negative going) OSD signal insertion glitch, leading edge (pins 22, 19 and 16)	identical pulses at fast blanking input (pin 1) and OSD signal inputs (pins 2, 3 and 4)	0	-	6	ns
t _{g(OC)}	width of (negative going) OSD signal insertion glitch, trailing edge (pins 22, 19 and 16)	identical pulses at fast blanking input (pin 1) and OSD signal inputs (pins 2, 3 and 4)	0	-	6	ns
dV _{OSD}	overshoot/undershoot of OSD colour signal related to actual OSD output pulse amplitude (pins 22, 19 and 16)	pulse with 1.2 ns/V at OSD signal inputs (pins 2, 3 and 4)	-	-	30	%
V _{OSD(max)}	maximum OSD colour signal related to nominal colour signal (pins 22, 19 and 16)	maximum OSD contrast; maximum gain	100	120	140	%
OSD contrast	control; see Fig.9 and note 14	•				
d _{OC}	OSD colour signal related to	0FH (maximum)	-	0	-	dB
	maximum OSD colour signal	00H (minimum)	-14	-12	-10	dB
Subcontrast a	djustment, contrast modulation a	and beam current limiting (pin 2	24); see	Fig.8 and	d note 15	
V _{24(nom)}	nominal input voltage	pin 24 open-circuit	4.7	5.0	5.3	V
V _{24(start)}	starting voltage for contrast and OSD contrast reduction		4.2	4.5	4.8	V
V _{24(stop)}	stop voltage for contrast and OSD contrast reduction	-32 dB below maximum colour signal (contrast setting 3FH)	1.5	2.0	2.5	V
B ₂₄	bandwidth of contrast modulation	-3 dB	4	-	-	MHz
I _{24(max)}	maximum input current	V ₂₄ = 0 V	-1.0	-	-	μA
Brightness co	ntrol; see Fig.10 and notes 16 and	17				
ΔV_{bl}	difference between black level	3FH (maximum)	25	30	35	%
	and reference black level at	10H (nominal)	_	0	_	%
	signal outputs related to nominal colour signal	00H (minimum)	-12	-10	-8	%

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	
Gain control; se	e Fig.11 and note 18		_1	1	1	ļ
d _G	video signal related to video	3FH (maximum)	-	0	-	dB
	signal at maximum gain	00H (minimum)	-8.3	-7.3	-6.3	dB
Pedestal blanki	ng		•		•	
$\Delta V_{22,19,16}(PED)$	difference from pedestal black level to video black level at nominal brightness, measured at signal output pins related to nominal colour signal	note 19; see Fig.5	-18	-16	-14	%
Signal outputs	(channel 1: pin 22; channel 2: p	in 19; channel 3: pin 16)				
V _{22,19,16} (nom)	nominal colour signal	nominal contrast; maximum gain; $V_{i(b-w)} = 0.7 V$; without load	2.5	2.8	3.1	V
V _{22,19,16} (max)	maximum colour signal	maximum contrast; maximum gain; $V_{i(b-w)} = 0.7 V$; without load	4.1	4.54	5	V
V _{22,19,16} (min)	switch-off voltage (minimum output voltage level)		_	0.05	0.1	V
V _{22,19,16} (top)	maximum output voltage level	at arbitrary input signals, contrast, brightness and gain adjustments; without load	V _P – 2	-	V _P – 1	V
R _{(0)22,19,16}	output resistance		-	75	-	Ω
I _{22,19,16(source)}	maximum source current		-15	-	-	mA
I _{22,19,16} (M)(source)	peak source current	during fast positive signal transients	-40	-	-	mA
I _{22,19,16} (sink)	maximum sink current (built-in current source)	output voltage $V_{22,19,16} \approx 0.77$ V; note 20	3.2	4	-	mA
		output voltage $V_{22,19,16} = 6 V$; note 20	1.6	2	-	mA
I _{22,19,16} (M)(sink)	peak sink current	during fast negative signal transients	-	-	20	mA
S/N	signal-to-noise ratio	note 21	44	-	-	dB
D _{22,19,16(th)}	output thermal distortion	note 22	-	-	0.6	%

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Frequency res	ponse at signal outputs (channe	l 1: pin 22; channel 2: pin 19; c	hannel 3	: pin 16)	•
$\Delta G_{22,19,16(f)}$	amplification decrease by frequency response		-	1.2	3.0	dB
t _{r(22,19,16)}	rise time of fast transients	input rise time = 1 ns; 10 to 90% amplitude; nominal colour signal; note 23	-	2.8	3.1	ns
t _{f(22,19,16)}	fall time of fast transients	input fall time = 1 ns; 90 to 10% amplitude; nominal colour signal; note 23	-	3.8	4.1	ns
dV _{22,19,16}	overshoot of output signal pulse related to actual output pulse amplitude	input rise time = 1 ns; nominal colour signal	8	17	30	%
	undershoot of output signal pulse related to actual output pulse amplitude	input fall time = 1 ns; nominal colour signal	3	13	25	%
Crosstalk at si	gnal outputs (channel 1: pin 22;	channel 2: pin 19; channel 3: p	in 16)	•		
α _{ct(tr)}	transient crosstalk suppression	input rise/fall time = 1 ns; note 24	10	-	-	dB
$\alpha_{ct(f)}$	crosstalk suppression by	f = 50 MHz	25	-	-	dB
	frequency	f = 100 MHz	10	-	-	dB
Internal feedba	ick reference voltage; see Fig.12	and note 25				
V _{ref(n)}	internal reference voltage for	FFH (minimum); FPOL = 0	3.85	4.05	4.2	V
	negative feedback polarity	00H (maximum); FPOL = 0	5.6	5.77	5.9	V
V _{ref(p)}	internal reference voltage for	FPOL = 1				
	positive feedback polarity	BLH2 = 0; BLH1 = 0	0.71	0.77	0.83	V
		BLH2 = 0; BLH1 = 1	0.95	1.01	1.07	V
		BLH2 = 1; BLH1 = 0	1.19	1.25	1.31	V
		BLH2 = 1; BLH1 = 1	1.43	1.49	1.55	V
Output clampin	ng, feedback inputs for DC coup	ling (channel 1: pin 23; channe	l 2: pin 2	20; chan	nel 3: pi	n 17)
I _{23,20,17} (max)	maximum input current	during output clamping; V ₁₁ > 3.5 V; V _{23,20,17} = 0.5 V; FPOL = 0	-500	-200	-60	nA
V _{22,19,16} (rbl)(min)	minimum reference black level	PEDST = 0; V ₁₁ > 3.5 V; FPOL = 0	0.01	0.1	0.5	V
	minimum pedestal black level	PEDST = 1; V ₁₁ > 3.5 V; FPOL = 0	0.01	0.1	0.5	V
V _{22,19,16} (rbl)(max)	maximum reference black level	PEDST = 0; V ₁₁ > 3.5 V; FPOL = 0	2.4	2.8	-	V
	maximum pedestal black level	PEDST = 1; V ₁₁ > 3.5 V; FPOL = 0	2.4	2.8	-	V
$\Delta V_{bl(CRT)}$	black level variation at CRT	FPOL = 0; note 26	_	-	200	mV

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$\Delta V_{22,19,16(bl)(lf)}$	black level variation between clamping pulses related to nominal colour signal	FPOL = 0; line frequency = 60 kHz; 10% duty cycle	-	0.25	0.5	%
Output clampi	ng for AC coupling (internal feed	back of signal outputs)				
V _{22,19,16} (rbl)	reference black level	V ₁₁ > 3.5 V; FPOL = 1; PEDST = 0				
		BLH2 = 0; BLH1 = 0	0.71	0.77	0.83	V
		BLH2 = 0; BLH1 = 1	0.95	1.01	1.07	V
		BLH2 = 1; BLH1 = 0	1.19	1.25	1.31	V
		BLH2 = 1; BLH1 = 1	1.43	1.49	1.55	V
	pedestal black level	V ₁₁ > 3.5 V; FPOL = 1; PEDST = 1				
		BLH2 = 0; BLH1 = 0	0.71	0.77	0.83	V
		BLH2 = 0; BLH1 = 1	0.95	1.01	1.07	V
		BLH2 = 1; BLH1 = 0	1.19	1.25	1.31	V
		BLH2 = 1; BLH1 = 1	1.43	1.49	1.55	V
$\Delta V_{22,19,16(\text{bl})(\text{lf})}$	black level variation between clamping pulses related to nominal colour signal	FPOL = 1; line frequency = 60 kHz; 10% duty cycle	-	0.25	0.5	%
External reference note 27	nce voltages for AC coupling (F	B/R ₁ : pin 23; FB/R ₂ : pin 20; FB	3/R ₃ : pin ′	17); see	Fig.13 aı	nd
V _{23,20,17}	and a second second second terms					
	external reference voltage	FFH (minimum); FPOL = 1	3.85	4.05	4.2	V
	external reference voltage	FFH (minimum); FPOL = 1 00H (maximum); FPOL = 1	3.85 5.6	4.05 5.77	4.2 5.9	V V
R _{23,20,17}	output resistance					
R _{23,20,17} I _{23,20,17} (sink)		00H (maximum); FPOL = 1	5.6	5.77		V
	output resistance	00H (maximum); FPOL = 1 FPOL = 1	5.6 -	5.77 100	5.9 -	V Ω
I _{23,20,17(sink)} I _{23,20,17(source)}	output resistance maximum sink current	00H (maximum); FPOL = 1 FPOL = 1 FPOL = 1 FPOL = 1	5.6 - -	5.77 100 -	5.9 - 400	V Ω μΑ
I _{23,20,17(sink)} I _{23,20,17(source)} I ² C-bus inputs	output resistance maximum sink current maximum source current	00H (maximum); FPOL = 1 FPOL = 1 FPOL = 1 FPOL = 1	5.6 - -	5.77 100 -	5.9 - 400	V Ω μΑ
I _{23,20,17(sink)} I _{23,20,17(source)} I ² C-bus inputs f _{SCL}	output resistance maximum sink current maximum source current (SDA: pin 12; SCL: pin 13); note	00H (maximum); FPOL = 1 FPOL = 1 FPOL = 1 FPOL = 1	5.6 - -	5.77 100 - -330	5.9 - 400 -280	V Ω μΑ μΑ
I _{23,20,17(sink)} I _{23,20,17(source)} I ² C-bus inputs f _{SCL} V _{IL}	output resistance maximum sink current maximum source current (SDA: pin 12; SCL: pin 13); note SCL clock frequency	00H (maximum); FPOL = 1 FPOL = 1 FPOL = 1 FPOL = 1	5.6 - - - -	5.77 100 - -330	5.9 - 400 -280 100	V Ω μA μA kHz
I _{23,20,17(sink)} I _{23,20,17(source)} I ² C-bus inputs f _{SCL} V _{IL}	output resistance maximum sink current maximum source current (SDA: pin 12; SCL: pin 13); note SCL clock frequency LOW-level input voltage	00H (maximum); FPOL = 1 FPOL = 1 FPOL = 1 FPOL = 1	5.6 - - - 0.0	5.77 100 - -330 - -	5.9 - 400 -280 100 1.5	V Ω μΑ μΑ κHz V
I _{23,20,17(sink)} I _{23,20,17(source)} I ² C-bus inputs f _{SCL} V _{IL} V _{IH}	output resistance maximum sink current maximum source current (SDA: pin 12; SCL: pin 13); note SCL clock frequency LOW-level input voltage HIGH-level input voltage	00H (maximum); FPOL = 1 FPOL = 1 FPOL = 1 FPOL = 1 28	5.6 - - - 0.0 3.0	5.77 100 - -330 - - - - - - -	5.9 - 400 -280 100 1.5 5.0	V Ω μA μA kHz V V V
I _{23,20,17(sink)} I _{23,20,17(source)} I ² C-bus inputs f _{SCL} V _{IL} V _{IH} I _{IL}	output resistance maximum sink current maximum source current (SDA: pin 12; SCL: pin 13); note SCL clock frequency LOW-level input voltage HIGH-level input voltage LOW-level input current	00H (maximum); FPOL = 1 FPOL = 1 FPOL = 1 FPOL = 1 28 V _{IL} = 0 V	5.6 - - - 0.0 3.0 -10	5.77 100 - -330 - - - - - - - -	5.9 - 400 -280 100 1.5 5.0 -	V Ω μA μA V V V V V V V μA
I _{23,20,17(sink)} I _{23,20,17(source)} I ² C-bus inputs f _{SCL} V _{IL} V _{IH} I _{IL} I _{IH}	output resistance maximum sink current maximum source current (SDA: pin 12; SCL: pin 13); note SCL clock frequency LOW-level input voltage HIGH-level input voltage LOW-level input current HIGH-level input current	00H (maximum); FPOL = 1 FPOL = 1 FPOL = 1 28 V _{IL} = 0 V V _{IL} = 5 V	5.6 - - - 0.0 3.0 -10 -10	5.77 100 - -330 - - - - - - - - - - -	5.9 - 400 -280 100 1.5 5.0 - - -	V Ω μA μA V ν V ν ν μA
I _{23,20,17(sink)} I _{23,20,17(source)} I ² C-bus inputs f _{SCL} V _{IL} V _{IH} I _{IL} I _{IH} V _{OL}	output resistance maximum sink current maximum source current (SDA: pin 12; SCL: pin 13); note SCL clock frequency LOW-level input voltage HIGH-level input voltage LOW-level input current HIGH-level input current UOW-level input current UOW-level input current UOW-level input current LOW-level input current UOW-level input current UOW-level input current	00H (maximum); FPOL = 1 FPOL = 1 FPOL = 1 28 $V_{IL} = 0 V$ $V_{IH} = 5 V$ during acknowledge	5.6 - - - 0.0 3.0 -10 -10 0.0	5.77 100 - -330 - - - - - - - - - - - - -	5.9 - 400 -280 100 1.5 5.0 - - 0.4	V Ω μA μA V V ν ν ν ν ν ν ν ν ν ν ν ν ν ν ν ν
I _{23,20,17(sink)} I _{23,20,17(source)} I ² C-bus inputs f _{SCL} V _{IL} V _{IH} I _{IL} I _{IH} V _{OL} I _{12(ack)}	output resistance maximum sink current maximum source current (SDA: pin 12; SCL: pin 13); note SCL clock frequency LOW-level input voltage HIGH-level input voltage LOW-level input current HIGH-level input current DW-level input current UOW-level input current Alight output current LOW-level output voltage Output current at pin 12 during acknowledge	00H (maximum); FPOL = 1 FPOL = 1 FPOL = 1 28 $V_{IL} = 0 V$ $V_{IH} = 5 V$ during acknowledge $V_{OL} = 0.4 V$	5.6 - - - 0.0 3.0 -10 -10 0.0 3.0 3.0	5.77 100 - -330 - - - - - - - - - - - - - - -	5.9 - 400 -280 100 1.5 5.0 - - 0.4 5.0	V Ω μA μA V V V V μA ν ν μA ν μA μA
I _{23,20,17(sink)} I _{23,20,17(source)} I ² C-bus inputs f _{SCL} V _{IL} V _{IH} I _{IL} I _{IH} V _{OL} I _{12(ack)}	output resistance maximum sink current maximum source current (SDA: pin 12; SCL: pin 13); note SCL clock frequency LOW-level input voltage HIGH-level input voltage LOW-level input current HIGH-level input current DW-level input current UOW-level input current Alight output current LOW-level output voltage Output current at pin 12 during acknowledge	00H (maximum); FPOL = 1 FPOL = 1 FPOL = 1 28 $V_{IL} = 0 V$ $V_{IH} = 5 V$ during acknowledge $V_{OL} = 0.4 V$ rising supply voltage	5.6 - - - 0.0 3.0 -10 -10 0.0 3.0 -10 0.0 3.0 -10 0.0 -10 0.0 -10 0.0 -10 -10 -10 -10 -10 -10 -10 -1	5.77 100 - -330 - - - - - - - - - - - - 1.5	5.9 - 400 -280 100 1.5 5.0 - - 0.4 5.0	V Ω μA μA V

TDA4886A

Notes to the characteristics

1. Definition of levels (see Figs 3 to 5)

Reference black level: this is the level to which the input level is clamped during the input clamping pulse $(V_5 > 3.5 \text{ V})$. It is used internally as a reference for the gain settings. It can be observed on the outputs:

- a) When the input is at black and the brightness setting is nominal (subaddress 01H = 10H)
- b) During output blanking/clamping ($V_{11} > 3.5 V$) if control bit PEDST = 0.

Video black level: this is the black level of the actual video. On the input it is still equal to the reference black level. On the output it may deviate from it according to the brightness setting. Contrast setting leaves the video black level unaltered. Gain setting biases the video black level due to its influence on brightness. This is important for correct grey scale tracking.

Pedestal black level: this is an ultra black level which deviates from reference black level by a fixed amount. It can be observed on the output during output blanking/clamping ($V_{11} > 3.5 V$) if control bit PEDST = 1.

Switch-off voltage: this is the lowest signal voltage at outputs. The signals will be switched off by discharging the internal black level storage capacitors if the supply voltage is less than V_{PSO}.

Blanking level: this level equals reference black (control bit PEDST = 0) or pedestal black (control bit PEDST = 1).

2. Explanation to black level adjustment:

The three reference black levels are aligned correctly when they are made equal to the 'extended cut-off levels' of the three cathodes. Full raster and spot cut-off can only be achieved by enabling the pedestal blanking or by applying a negative pulse to the control grid G1.

Negative feedback for DC-coupled cathodes (control bit FPOL = 0): the actual blanking level on the outputs depends on the external feedback application for output clamping. The loop will function correctly only if it is within the control range of $V_{22,19,16(rbl)(min)}$ to $V_{22,19,16(rbl)(max)}$. It should be noted that changing control bit PEDST in a given application will not affect the blanking level, but instead shifts the video (and needs re-alignment of the three black levels).

Positive feedback for AC-coupled cathodes (control bit FPOL = 1): the feedback loop for output clamping is closed internally. The actual blanking level at the outputs depends on control bits BLH2 and BLH1 only. Four discrete blanking levels between approximately 0.75 and 1.5 V can be chosen. It should be noted that changing control bit PEDST will not affect the blanking level selected by control bits BLH2 and BLH1, but instead shifts the video (and needs re-alignment of the three black levels).

3. Definition of output signals (see Fig.6):

Colour signal: all positive voltages referred to black level at signal outputs.

Nominal colour signal: colour signal with nominal input signal (0.7 V_{b-w}), nominal contrast setting and maximum gain setting.

Video signal: all positive voltages referred to reference black level at signal outputs. The video signal is the superimposing of the brightness information (ΔV_{bl}) and the colour signal.

- 4. The total supply current $I_P = I_7 + I_{21} + I_{18} + I_{15}$ depends on the supply voltage with a factor of approximately 4.4 mA/V and varies in the temperature range from -20 to +70 °C by approximately ±5% (V_{22,19,16} = 0.77 V).
- The channel supply current depends on the signal output current, the channel supply voltage and the signal output voltage. With I_{px} = I_{21,18,15} at V_{P1,2,3} = 8 V and V_{22,19,16} = 0.77 V:

$$I_{21,18,15} \approx I_{px} + I_{22,19,16} + 4.4 \ \frac{mA}{V} \times (V_{P1,2,3} - 8 \ V) - 1 \ \frac{mA}{V} \times (V_{22,19,16} - 0.77 \ V)$$

TDA4886A

 Pin 5 should be used for input clamping and blanking during vertical retrace (signal blanking, brightness blanking and if control bit PEDST = 1 pedestal blanking). With a fast clamping pulse (transition between V₅ = 1.2 to 3.5 V and vice versa in less than 75 ns/V) no blanking will occur during input clamping.

For 75 ns/V < $t_{r/f5} \le 280$ ns/V the generation of the internal vertical blanking pulse is uncertain. For $t_{r/f5} > 280$ ns/V the internal blanking pulse will be generated.

Pin 5 open-circuited will activate permanent input clamping and undefined blanking.

 Pin 5 can be used to synchronize all adjustments via the l²C-bus (one by one). In case of a completed l²C-bus transmission in buffered mode only the leading edge of a vertical blanking pulse activates an adjustment. See also Section 7.10.

After the adjustment has been activated (validation of buffered I²C-bus data) the I²C-bus will be reset and further transmissions in direct or buffered mode are enabled.

I²C-bus transmissions in direct mode need no synchronization pulses.

- 8. Input voltages less than -0.1 V can produce internal substrate currents which disturb the leakage currents at the signal inputs. An internal protection circuit creates a current for pin voltages of approximately 0 V or less. Feeding clamping/blanking pulses via a resistor of some k Ω protects the pin from negative voltages.
- 9. Pin 11 should be used for output clamping and/or blanking. Pin 11 open-circuited will activate permanent blanking and output clamping.
- 10. Composite signals will not disturb normal operations because an internal clipping circuit cuts all signal parts below input reference black level (see Fig.3).
- 11. Contrast control acts on internal colour signals under I²C-bus control; subaddress 02H (bit resolution 1.6% of contrast range).
- $12. \ \Delta G_{track} = 20 \times \text{maximum of } \left\{ \left| \log \left(\frac{A_1}{A_{10}} \times \frac{A_{20}}{A_2} \right) \right|; \left| \log \left(\frac{A_1}{A_{10}} \times \frac{A_{30}}{A_3} \right) \right|; \left| \log \left(\frac{A_2}{A_{20}} \times \frac{A_{30}}{A_3} \right) \right| \right\} dB$

 A_n : colour signal output amplitude in channel n = 1, 2 or 3 at any contrast setting.

 A_{n0} : colour signal output amplitude in channel n = 1, 2 or 3 at nominal contrast setting and same gain setting.

- 13. When OSD fast blanking is active and V_{2,3,4} are HIGH (V₁ > 1.7 V, V_{2,3,4} > 1.7 V) the OSD colour signals will be inserted in front of the gain potentiometers. This assures a correct grey scale of all video signals. The amplitudes of the inserted OSD signals can be controlled simultaneously by OSD contrast via the l²C-bus.
- 14. OSD contrast control acts on inserted OSD colour signals under I²C-bus control; subaddress 03H (bit resolution 6.7% of OSD contrast range).
- 15. This pin can be used for subcontrast setting, beam current limiting and contrast modulation. Both the video and OSD contrast are reduced simultaneously (see Figs 8 and 9). Because of the high-ohmic input impedance the pin should be tied to a voltage of more than 5 V or applied with a capacitor of some nF if not used.
- 16. Brightness control adds an I²C-bus controlled DC offset to the internal colour signal; subaddress 01H (bit resolution 1.6% of brightness range).
- 17. The voltage difference between video black level and reference black level is related to the colour signal (see note 3) with nominal 0.7 V (p-p) input signal, at nominal contrast (subaddress 02H = 26H) and for any gain setting. The voltage difference (in Volts) is proportional to the gain setting (grey scale tracking). Therefore ΔV_{bl} (in percent) is constant for any gain setting. The given values of ΔV_{bl} are valid only for video black levels higher than the signal output switch-off voltage $V_{22,19,16(min)}$.
- Gain control acts on video signals and inserted OSD video signals under I²C-bus control; subaddress 04H (channel 1), 05H (channel 2) and 06H (channel 3; bit resolution 1.6% of gain range respectively).

TDA4886A

- 19. Pedestal blanking produces an ultra black level during blanking and output clamping which is the most negative signal at the signal output pins. The reference black level which should correspond to the 'extended cut-off voltage' at the cathodes is approximately $\Delta V_{22,19,16(PED)}$ higher (see Fig.5). The use of **pedestal blanking** with AC-coupled cathodes (control bit FPOL = 1) allows a very simple black level restoration with a DC diode clamp instead of a complicated pulse restoration circuit.
- 20. DC load currents of signal outputs must not exceed maximum sink currents, otherwise signal distortions may occur.
- 21. The signal-to-noise ratio is calculated by the formula (range 1 to 120 MHz):

$$\frac{S}{N} = 20 \times \log \frac{\text{peak-to-peak value of the nominal signal output voltage}}{\text{RMS value of the noise output voltage}} \text{ dB}$$

- 22. Large output currents e.g. I_{22,19,16(M)(source)} lead to signal depending power dissipation in output transistors. Thermal V_{BE} variation is compensated.
- 23. Following formula can be used to approximately determine the output rise/fall time for any other input rise/fall time:

$$t_{r/f, measured}^2 = t_{r/f (22, 19, 16)}^2 + \left(t_{r/f, input}^2 - (1 n s)^2\right)$$

- 24. Transient crosstalk between any two output pins:
 - a) Input conditions: any channel (channel A) with nominal input signal and 1 ns rise time. The inputs of the other two channels are capacitively coupled to ground (channel B). Gain setting to maximum (3FH). Contrast setting to nominal (26H). No limiting/modulation of contrast (V₂₄ ≥ 5 V)
 - b) **Output conditions**: black level set to approximately 0.77 V for each channel at signal outputs. Output signals are V_A and V_B respectively
 - c) Transient crosstalk suppression: $\alpha_{ct(tr)} = 20 \times \log \frac{V_A}{V_B} dB$
- 25. The internal feedback reference voltages are not influenced by the value of control bit PEDST but depend on the individual adjustments via the I²C-bus, the selected feedback polarity (control bit FPOL = 0 or 1) and the selected black level for positive feedback polarity (control bit FPOL = 1 and control bits BLH2 = 0 or 1 and BLH1 = 0 or 1):

Control bit FPOL = 0: the internal feedback reference voltage acts under I²C-bus control; subaddress 07H (channel 1), 08H (channel 2) and 09H (channel 3; bit resolution 0.4% of voltage range). Rising values of the data bytes, e.g. 00H to FFH, correspond to rising values of the resulting reference black levels at signal outputs (pins 22, 19 and 16). The internal feedback reference voltages can be measured at feedback inputs (pins 23, 20 and 17) during output clamping (V₁₁ > 3.5 V) in closed feedback loop. The feedback loop remains operative at reference black levels between the specified values of V_{22,19,16(rbl)(min)} and V_{22,19,16(rbl)(max)}.

Control bit FPOL = 1: the internal feedback reference voltage can be measured at signal outputs (pins 22, 19 and 16) during output clamping ($V_{11} > 3.5$ V). By means of control bits BLH2 and BLH1 it is possible to choose one of the four specified values between approximately 0.75 and 1.5 V. This facilitates the adaption to different kinds of post amplifiers.

- 26. Slow variations of video supply voltage V_{CRT} will be suppressed at the CRT cathode by the clamping feedback loop. A change of V_{CRT} with 5 V leads to a specified change of the cathode voltage.
- 27. The external reference voltages act under I²C-bus control for control bit FPOL = 1; subaddress 07H (FB/R₁), 08H (FB/R₂) and 09H (FB/R₃; bit resolution 0.4% of voltage range).
- 28. All adjustments via the I²C-bus can be synchronized with vertical blanking pulse at pin CLI. This is called I²C-bus transmission in buffered mode. The adjustments via the I²C-bus will take effect immediately in the so called direct mode.

The timing of I²C-bus transmissions in buffered mode is related to the vertical blanking. See specification of pin 5 (vertical blanking input) and note 7.























TDA4886A

11 I²C-BUS PROTOCOL

Table 1 Slave address

A6 ⁽¹⁾	A5 ⁽¹⁾	A4 ⁽¹⁾	A3 ⁽¹⁾	A2 ⁽¹⁾	A1 ⁽¹⁾	A0 ⁽¹⁾	W ⁽²⁾
1	0	0	0	1	0	0	0

Notes

- 1. Address bit.
- 2. Write bit.

Table 2 Slave receiver format

S ⁽¹⁾	SLAVE ADDRESS A ⁽²⁾	SUBADDRESS A ⁽³⁾	DATA BYTE A ⁽⁴⁾	P ⁽⁵⁾

Notes

- 1. START condition.
- 2. A = acknowledge.
- 3. All subaddresses within the range 00H to 09H are automatically incremented. The subaddress counter wraps around from 09H to 00H. For subaddresses within the range 80H to 8FH no auto-increment takes place. Subaddresses outside the ranges 00H to 0FH and 80H to 8FH are acknowledged by the device but neither auto-increment nor any other internal operation takes place.
- 4. Single data byte in case of no auto-increment of subaddresses. More than one data byte with auto-increment of subaddresses.
- 5. STOP condition.

TDA4886A

Table 3 Subaddress byte format

	SUBADI	SUBADDRESS BYTE								
FUNCTION	DIRECT MODE	BUFFERED MODE	S7 ⁽²⁾	S6 ⁽²⁾	S5 ⁽²⁾	S4 ⁽²⁾	S3 ⁽²⁾	S2 ⁽²⁾	S1 ⁽²⁾	S0 ⁽²⁾
Control register	00H	80H	B ⁽³⁾	0	0	0	0	0	0	0
Brightness control	01H	81H	B ⁽³⁾	0	0	0	0	0	0	1
Contrast control	02H	82H	B ⁽³⁾	0	0	0	0	0	1	0
OSD contrast control	03H	83H	B ⁽³⁾	0	0	0	0	0	1	1
Gain control channel 1	04H	84H	B ⁽³⁾	0	0	0	0	1	0	0
Gain control channel 2	05H	85H	B ⁽³⁾	0	0	0	0	1	0	1
Gain control channel 3	06H	86H	B ⁽³⁾	0	0	0	0	1	1	0
Black level reference channel 1	07H	87H	B ⁽³⁾	0	0	0	0	1	1	1
Black level reference channel 2	08H	88H	B ⁽³⁾	0	0	0	1	0	0	0
Black level reference channel 3	09H	89H	B ⁽³⁾	0	0	0	1	0	0	1
	0AH to 0FH	8AH to 8FH	not us	sed						

Notes

1. The most significant bit (MSB) of the subaddress enables an I²C-bus transmission in direct or in buffered mode (see note 3). Subaddresses outside the ranges 00H to 0FH and 80H to 8FH are not used.

2. Subaddress bit.

3. Most significant bit of subaddress byte. I²C-bus transmission in **direct mode: B** = **0**. I²C-bus transmission in **buffered mode: B** = **1**.

TDA4886A

	SUBA										
FUNCTION	DIRECT MODE	BUFFERED MODE	D7 ⁽⁴⁾	D6 ⁽⁴⁾	D5 ⁽⁴⁾	D4 ⁽⁴⁾	D3 ⁽⁴⁾	D2 ⁽⁴⁾	D1 ⁽⁴⁾	D0 ⁽⁴⁾	VALUE ⁽³⁾
Control register	00H	80H	X ⁽⁵⁾	X ⁽⁵⁾	BLH2	BLH1	FPOL	DISV	DISO	PEDST	08H
Brightness control	01H	81H	X ⁽⁵⁾	X ⁽⁵⁾	A15	A14	A13	A12	A11	A10	10H
Contrast control	02H	82H	X ⁽⁵⁾	X ⁽⁵⁾	A25	A24	A23	A22	A21	A20	26H
OSD contrast control	03H	83H	X ⁽⁵⁾	X ⁽⁵⁾	X ⁽⁵⁾	X ⁽⁵⁾	A33	A32	A31	A30	0FH
Gain control channel 1	04H	84H	X ⁽⁵⁾	X ⁽⁵⁾	A45	A44	A43	A42	A41	A40	3FH
Gain control channel 2	05H	85H	X ⁽⁵⁾	X ⁽⁵⁾	A55	A54	A53	A52	A51	A50	3FH
Gain control channel 3	06H	86H	X ⁽⁵⁾	X ⁽⁵⁾	A65	A64	A63	A62	A61	A60	3FH
Black level reference channel 1	07H	87H	A77	A76	A75	A74	A73	A72	A71	A70	-
Black level reference channel 2	08H	88H	A87	A86	A85	A84	A83	A82	A81	A80	-
Black level reference channel 3	09H	89H	A97	A96	A95	A94	A93	A92	A91	A90	-

Table 4 Subaddress and data byte format

Notes

- 1. See Table 3 (Subaddress byte format).
- 2. The least significant bit (LSB) of an analog alignment register is defined as AX0 (data bit D0).
- 3. Under certain conditions the nominal values lead to nominal colour signals etc. (see note 3 of Chapter "Characteristics").

After power-up and after internal power-on reset of the I²C-bus the registers are set to the following values:

- a) Control bit FPOL to logic 1.
- b) Control bits BLH2, BLH1, DISV, DISO and PEDST to logic 0.
- c) All other alignment registers to logic 0 (minimum value for control registers).
- 4. Data bit.
- 5. X means don't care but for software compatibility with other video ICs with the same slave address, they are preferably set to logic 0.

Table 5 Control register

BIT		FUNCTION						
PEDST = 0		no pedestal blanking						
PEDST = 1		pedestal blanking enabled						
DISO = 0		OSD signals enabled						
DISO = 1		OSD signals disabled						
DISV = 0		video signals enabled						
DISV = 1		video signals disabled						
FPOL = 0		negative feedback polarity; pins 23, 20 and 17 as external feedback inputs; no external feedback reference voltages						
FPOL = 1		positive feedback polarity; pins 23, 20 and 17 as external reference voltage outputs; internal feedback of signal outputs						
BLH2 = 0	BLH1 = 0	for positive feedback polarity only: internal feedback reference voltage switched to approximately 0.75 V						
BLH2 = 0	BLH1 = 1	for positive feedback polarity only: internal feedback reference voltage switched to approximately 1.0 V $$						
BLH2 = 1	BLH1 = 0	for positive feedback polarity only: internal feedback reference voltage switched to approximately 1.25 V						
BLH2 = 1 BLH1 = 1		for positive feedback polarity only: internal feedback reference voltage switched to approximately 1.5 V $$						



TDA4886A





12.1 Test boards

For high frequency measurements a special test application and printed-circuit board with only a few external components is built. It utilizes the internal positive feedback of the output signals during output clamping with control bit FPOL = 1. Figure 16 shows the test application circuit and Figs 17 and 18 show the layout and mounting of the double-sided printed-circuit board. Most components are of SMD type. Short HF loops and minimum crosstalk between the channels and between signal inputs and outputs are achieved by properly shaped ground areas.







12.2 Recommendations for building the application board

- General
 - Double-sided board
 - Short HF loops by large ground plane on the rear
 - SMD components with minimum parasitics.
- Voltage outputs
 - Capacitive loads as small as possible
 - Be aware of internal output resistance (typically 75 Ω).
- Supply voltages
 - Capacitors as near as possible to the pins
 - Use electrolytic capacitors with small serial resistance and inductance.


_

1998 Dec 04



140 MHz video controller with I²C-bus

TDA4886A

37



TDA4886A

38



TDA4886A

Product specification

39



Philips Semiconductors

1998 Dec 04

_

40

Product specification



Philips Semiconductors

140 MHz video controller with I²C-bus

4

Product specification

TDA4886A



1998 Dec 04

_

42

Product specification

TDA4886A

Philips Semiconductors

140 MHz video controller with I²C-bus

PIN	SYMBOL AND DESCRIPTION	CHARACTERISTIC	WAVEFORM	EQUIVALENT CIRCUIT	
17	FB/R ₃ ; feedback input/ reference voltage output channel 3	open-circuit base	feedback reference 5.77 to 4.05 V PEDST = 0 PEDST = 1 MHB215 control bit FPOL = 0	V_{P} 401 21 $5.77 \text{ to } 4.05 \text{ V}$ $1 \text{ k}\Omega$ $3 \text{ k}\Omega$	
		–300 to +300 μA; 5.77 to 4.05 V	control bit FPOL = 1	+ 10 μA $+$ 10 μA $+$ 10 μA $+$ 15 kΩ $+$ Vs1 $+$ 15 kΩ $+$ Vs2 $+$ 5.77 to 4.05 V $+$ MHB208	
				DC coupling; Vs1 = 0 V; Vs2 = 1 V; I = 0 (control bit FPOL = 0) AC coupling; Vs1 = 1 V; Vs2 = 0 V; I = 7.5 μ A (control bit FPOL = 1)	
18	V _{P2} ; supply voltage channel 2	I ₁₈ = 21 mA		(18) MHB218	

_

Product specification

I

σ
÷
Ξ÷
=
Ö
S
10
Q,
æ
⊒.
0
0
÷
ā
7
F
<u>Ω</u>
đ
Ĕ.
Ś

TDA4886A





Philips Semiconductors

45

_

Product specification

Ť
≅.
=
σ
õ
S
Ō
÷
–
Ξ.
8
0
⊐
Q
5
5
¥
Ó
-
S

TDA4886A



46

PIN	SYMBOL AND DESCRIPTION	CHARACTERISTIC	WAVEFORM	EQUIVALENT CIRCUIT	
23	FB/R ₁ ; feedback input/ reference voltage output channel 1	open-circuit base -300 to +300 μA; 5.77 to 4.05 V	feedback reference 5.77 to 4.05 V PEDST = 0 PEDST = 1 MHB215 control bit FPOL = 0 control bit FPOL = 1	$\begin{array}{c} & \bigvee p \\ (3) \\ (3) \\ (1)$	

TDA4886A

Product specification

1998 Dec 04

τ
Ť
<u>=</u> .
÷.
2
05
ŝ
٣,
₩.
Ľ
Ξ.
×
¥
9
5
0
T
ž
S

TDA4886A

1998 D	SYMBOL AND DESCRIPTION	CHARACTERISTIC	WAVEFORM	EQUIVALENT CIRCUIT
Dec 24 04	LIM; beam current limiting input	open-circuit voltage $V_{24} = 5.0 V$ $V_{24} < 4.5 V$: open-circuit base		V _P (24) 1 kΩ 10 kΩ 10 kΩ MHB214

48

TDA4886A

140 MHz video controller with I²C-bus

14 PACKAGE OUTLINE

SDIP24: plastic shrink dual in-line package; 24 leads (400 mil)



SOT234-1

TDA4886A

15 SOLDERING

15.1 Introduction to soldering through-hole mount packages

This text gives a brief insight to wave, dip and manual soldering. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

Wave soldering is the preferred method for mounting of through-hole mount IC packages on a printed-circuit board.

15.2 Soldering by dipping or by solder wave

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joints for more than 5 seconds.

The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ($T_{stg(max)}$). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

15.3 Manual soldering

Apply the soldering iron (24 V or less) to the lead(s) of the package, either below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 $^{\circ}$ C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 $^{\circ}$ C, contact may be up to 5 seconds.

15.4 Suitability of through-hole mount IC packages for dipping and wave soldering methods

PACKAGE	SOLDERING METHOD		
FACRAGE	DIPPING	WAVE	
DBS, DIP, HDIP, SDIP, SIL	suitable	suitable ⁽¹⁾	

Note

1. For SDIP packages, the longitudinal axis must be parallel to the transport direction of the printed-circuit board.

TDA4886A

16 DEFINITIONS

Data sheet status			
Objective specification	Dbjective specification This data sheet contains target or goal specifications for product development.		
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.		
Product specification This data sheet contains final product specifications.			
Limiting values			
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.			
Application information			
Where application information is given, it is advisory and does not form part of the specification.			

17 LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

18 PURCHASE OF PHILIPS I²C COMPONENTS



Purchase of Philips I²C components conveys a license under the Philips' I²C patent to use the components in the I²C system provided the system conforms to the I²C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.

Philips Semiconductors – a worldwide company

Argentina: see South America Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. +61 2 9805 4455, Fax. +61 2 9805 4466 Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 160 1010, Fax. +43 160 101 1210 Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 200 733, Fax. +375 172 200 773 Belgium: see The Netherlands Brazil: see South America Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 689 211, Fax. +359 2 689 102 Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800 234 7381 China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +852 2319 7888, Fax. +852 2319 7700 Colombia: see South America Czech Republic: see Austria Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. +45 32 88 2636, Fax. +45 31 57 0044 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 9 615800, Fax. +358 9 61580920 France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex, Tel. +33 1 40 99 6161, Fax. +33 1 40 99 6427 Germany: Hammerbrookstraße 69, D-20097 HAMBURG, Tel. +49 40 23 53 60, Fax. +49 40 23 536 300 Greece: No. 15, 25th March Street, GR 17778 TAVROS/ATHENS, Tel. +30 1 4894 339/239, Fax. +30 1 4814 240 Hungary: see Austria India: Philips INDIA Ltd, Band Box Building, 2nd floor, 254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025, Tel. +91 22 493 8541, Fax. +91 22 493 0966 Indonesia: PT Philips Development Corporation, Semiconductors Division, Gedung Philips, Jl. Buncit Raya Kav.99-100, JAKARTA 12510, Tel. +62 21 794 0040 ext. 2501, Fax. +62 21 794 0080 Ireland: Newstead, Clonskeagh, DUBLIN 14 Tel. +353 1 7640 000, Fax. +353 1 7640 200 Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007 Italy: PHILIPS SEMICONDUCTORS, Piazza IV Novembre 3, 20124 MILANO, Tel. +39 2 6752 2531, Fax. +39 2 6752 2557 Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108-8507, Tel. +81 3 3740 5130, Fax. +81 3 3740 5077 Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3 750 5214, Fax. +60 3 757 4880 Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905, Tel. +9-5 800 234 7381

For all other countries apply to: Philips Semiconductors, International Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

Middle East: see Italy

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Tel. +31 40 27 82785, Fax. +31 40 27 88399 New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND,

Tel. +64 9 849 4160, Fax. +64 9 849 7811 Norway: Box 1, Manglerud 0612, OSLO,

Tel. +47 22 74 8000, Fax. +47 22 74 8341

Pakistan: see Singapore

Philippines: Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474

Poland: Ul. Lukiska 10, PL 04-123 WARSZAWA, Tel. +48 22 612 2831, Fax. +48 22 612 2327

Portugal: see Spain

Romania: see Italy

Russia: Philips Russia, UI. Usatcheva 35A, 119048 MOSCOW, Tel. +7 095 755 6918, Fax. +7 095 755 6919

Singapore: Lorong 1, Toa Payoh, SINGAPORE 319762,

Tel. +65 350 2538, Fax. +65 251 6500

Slovakia: see Austria Slovenia: see Italy

South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000, Tel. +27 11 470 5911, Fax. +27 11 470 5494

South America: Al. Vicente Pinzon, 173, 6th floor, 04547-130 SÃO PAULO, SP, Brazil, Tel. +55 11 821 2333, Fax. +55 11 821 2382

Spain: Balmes 22, 08007 BARCELONA, Tel. +34 93 301 6312, Fax. +34 93 301 4107

Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM, Tel. +46 8 5985 2000, Fax. +46 8 5985 2745

Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Tel. +41 1 488 2741 Fax. +41 1 488 3263

Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1, TAIPEI, Taiwan Tel. +886 2 2134 2865, Fax. +886 2 2134 2874

Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd., 209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260, Tel. +66 2 745 4090, Fax. +66 2 398 0793

Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL, Tel. +90 212 279 2770, Fax. +90 212 282 6707

Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7, 252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461

United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. +44 181 730 5000, Fax. +44 181 754 8421 United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. +1 800 234 7381

Uruguay: see South America

Vietnam: see Singapore

Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD, Tel. +381 11 625 344, Fax.+381 11 635 777

Internet: http://www.semiconductors.philips.com

© Philips Electronics N.V. 1998

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

545104/00/01/pp52

Date of release: 1998 Dec 04

Document order number: 9397 750 04817

SCA60

Let's make things better.



