INTEGRATED CIRCUITS



Preliminary specification File under Integrated Circuits, IC02 December 1994

# **Philips Semiconductors**





#### TDA4882

#### FEATURES

- 85 MHz video controller
- Fully DC controllable
- 3 separate video channels
- Input black level clamping

QUICK REFERENCE DATA

- White level adjustment for 2 channels only
- Brightness control with correct grey scale tracking
- Contrast control for all 3 channels
  simultaneously

- Cathode feedback to internal reference for cut-off control, which allows unstabilized video supply voltage
- Current outputs for RGB signal currents
- RGB voltage outputs to external peaking circuits
- Blanking and switch-off input for screen protection
- Sync on green operation possible
- OSD application very easily.

#### **GENERAL DESCRIPTION**

The TDA4882 is an RGB amplifier for colour monitor systems with super VGA performance, intended for DC or AC coupling of the colour signals to the cathodes of the CRT.

With special advantages the circuit can be used in conjunction with the TDA485X monitor deflection IC family.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
VP	positive supply voltage (pin 7)		7.2	8.0	8.8	V
I <sub>P</sub>	supply current		-	48	_	mA
V <sub>I(b-w)</sub>	input voltage (black-to-white; pins 2, 5 and 8)		-	0.7	1.0	V
V <sub>O(b-w)</sub>	output voltage (black-to-white; pins 19, 16 and 13)	nominal contrast; pins 3 and 11 open-circuit	-	0.79	-	V
I <sub>O(b-w)</sub>	output current (black-to-white; pins 20, 17 and 14)		-	50	-	mA
I <sub>OM</sub>	peak output current (pins 20, 17 and 14)		-	-	100	mA
В	bandwidth	–3 dB	70	85	_	MHz
G <sub>nom</sub>	nominal gain (pins 2, 5 and 8 to pins 19, 16 and 13)	nominal contrast; pins 3 and 11 open-circuit	-	1	-	dB
ΔG	gain control difference for 2 channels	relative to G <sub>nom</sub>	-5	-	+2.6	dB
C <sub>c</sub>	contrast control	V <sub>6</sub> = 1 to 6 V	-22	-	+3.4	dB
C <sub>OSD</sub>	minimum contrast for OSD	V <sub>6</sub> = 0.7 V	-	-40	_	dB
$\Delta V_{bl}$	brightness control related to nominal output signal amplitude		-11	-	+34	%
T <sub>amb</sub>	operating ambient temperature		-20	_	+70	°C

#### ORDERING INFORMATION

TYPE NUMBER		PACKAGE		
	NAME	DESCRIPTION VERSION		
TDA4882	DIP20	plastic dual in-line package; 20 leads (300 mil)	SOT146-1	

#### TDA4882

#### **BLOCK DIAGRAM**



#### PINNING

SYMBOL	PIN	DESCRIPTION
BR <sub>C</sub>	1	brightness control
V <sub>I1</sub>	2	signal input Channel 1
G <sub>C1</sub>	3	gain control Channel 1
GND	4	ground
V <sub>I2</sub>	5	signal input Channel 2
C <sub>C</sub>	6	contrast control, OSD switch
VP	7	supply voltage
V <sub>I3</sub>	8	signal input Channel 3
HBL	9	horizontal blanking, switch-off
CL	10	input clamping, vertical blanking, test mode
G <sub>C3</sub>	11	gain control Channel 3
FB <sub>3</sub>	12	feedback Channel 3
V <sub>O3</sub>	13	voltage output Channel 3
I <sub>O3</sub>	14	current output Channel 3
FB <sub>2</sub>	15	feedback Channel 2
V <sub>O2</sub>	16	voltage output Channel 2
I <sub>O2</sub>	17	current output Channel 2
FB <sub>1</sub>	18	feedback Channel 1
V <sub>O1</sub>	19	voltage output Channel 1
I <sub>O1</sub>	20	current output Channel 1



#### FUNCTIONAL DESCRIPTION

The RGB input signals 0.7 V (p-p) are capacitively coupled into the TDA4882 (pins 2, 5 and 8) from a low ohmic source and are clamped to an internal DC voltage (artificial black level). Composite signals will not disturb normal operations because an internal clipping circuit cuts all signal parts below black level. Channels 1 and 3 have a maximum total voltage gain of 7 dB (maximum contrast and maximum individual channel gain), Channel 2 of 4.4 dB (maximum contrast and nominal gain). With the nominal channel gain of 1 dB and nominal contrast setting the nominal black-to-white output amplitude is 0.79 V (p-p).

DC voltages are used for brightness, contrast and gain control.

Brightness control yields a simultaneous signal black level shift of the three channels relative to a reference black level. For nominal brightness (pin 1 open-circuit) the signal black level is equal to the reference black level. Contrast **control** is achieved by a voltage at pin 6 and affects the three channels simultaneously. To provide the correct white point, an individual gain control (pins 3 and 11) adjusts the signals of Channels 1 and 3 compared to the reference Channel 2. Gain setting changes contrast as well as brightness to achieve correct grey scale tracking.

Each **output stage** provides a current output (pins 20, 17 and 14) and a voltage output (pins 19, 16 and 13). External cascode transistors reduce power consumption of the IC and prevent breakdown of the output transistors. Signal output currents and peaking characteristics are determined by external components at the voltage outputs and the video supply. The channels have separate internal feedback loops which ensure large signal linearity and marginal signal distortion in spite of output transistor thermal V<sub>BE</sub> variation.

The **clamping pulse** (pin 10) is used for **input clamping** only. The input signals have to be at black level during the clamping pulse and are

December 1994

composite input signals. The input

Advanced monitor video controller for OSD

signal is blanked and the artificial black level is inserted instead. Additionally the brightness is internally set to its nominal value, thus the output signal is at reference black

clamped to an internal artificial black level. The DC value of the reference black level will be adjusted by cut-off stabilization (see below).

During horizontal blanking (pin 9) the output signal is set to reference black level as previously described and output clamping is activated. If the voltage at pin 9 exceeds the switch-off threshold the signal is blanked and switched to ultra black level for screen protection and spot suppression during V-flyback. Ultra black level is the lowest possible output voltage (at voltage outputs) and does not depend on cut-off stabilization.

For cut-off stabilization (DC coupling to the CRT) respectively black level stabilization (AC coupling) the video signal at the cathode or the coupling capacitor is divided by an adjustable voltage divider and fed to the feedback inputs (pins 18, 15 and 12). During horizontal blanking time this signal is compared with an internal DC voltage of approximately 5.8 V. Any difference will lead to a reference black level correction by charging or discharging the integrated capacitor which stores the reference black level information between the horizontal blanking pulses.

For OSD fast switching of control pin 6 to less than 1 V (e.g. 0.7 V) blanks the input signals. The OSD signals can easily be inserted to the external cascode transistor (see Fig.3).

During test mode (pins 9 and 10 connected to V<sub>P</sub>) the black levels at the voltage outputs (pins 19, 16 and 13) are internally set to typical 0.5 V nominal brightness, 3 V DC at signal inputs (pins 2, 5 and 8).

20 Channel 2 17 contrast BFQ235 6 14 ٦ current I 100 pF output Channel 3 TDA4882 PH2222 OSD OSD signal input fast blanking 220 Ω 4.7 kΩ PH2222 150 O dependina on channel gain 1 k $\Omega$  to 10 k $\Omega$ 



5

#### **Philips Semiconductors**

level. The coupling capacitors are

storage. Because the threshold for

the clamping pulse is higher than that

for vertical blanking (pin 10) the rise

and fall times of the clamping pulse

have to be faster than 75 ns/V during

The vertical blanking pulse will be

detected if the input voltage (pin 10) is

higher than the threshold voltage for

exceed the threshold for the clamping

pulse in the time between. During the vertical blanking pulse the input

clamping is disabled in order to avoid

misclamping in the event of

approximately 320 ns but does not

used in this way for black level

transition from 1 V to 3.5 V.

#### TDA4882

#### LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V <sub>P</sub>	supply voltage (pin 7)	0	8.8	V
VI	input voltage (pins 2, 5 and 8)	-0.1	V <sub>P</sub>	V
V <sub>ext</sub>	external DC voltage			
	pins 20, 17 and 14	-0.1	V <sub>P</sub>	V
	pins 19, 16 and 13	no extern	al voltages	
	pins 1, 3, 6 and 11	-0.1	VP	V
	pin 9	-0.1	V <sub>P</sub> + 0.7	V
	pin 10	-0.1	V <sub>P</sub> + 0.7	V
I <sub>O(AV)</sub>	average output current (pins 20, 17 and 14; note 1)	0	50	mA
I <sub>OM</sub>	peak output current (pins 20, 17 and 14)	0	100	mA
P <sub>tot</sub>	total power dissipation	_	1200	mW
T <sub>stg</sub>	storage temperature	-25	+150	°C
T <sub>amb</sub>	operating ambient temperature	-20	+70	°C
Tj	junction temperature	-25	+150	°C
V <sub>ESD</sub>	electrostatic handling for all pins (note 2)	-500	+500	V

#### Notes

1. Signal amplitude of 50 mA black-to-white is possible if the average current (including blanking times and signal variation against time) does not exceed 50 mA. The maximum power dissipation of 1200 mW has to be considered.

2. Equivalent to discharging a 200 pF capacitor through a 0  $\Omega$  series resistor.

#### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
R <sub>thj-a</sub>	thermal resistance from junction to ambient in free air	65	K/W

#### TDA4882

#### CHARACTERISTICS

V<sub>P</sub> = 8.0 V; T<sub>amb</sub> = +25 °C; all voltages measured to GND (pin 4); note 1; see also Fig.4; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
VP	supply voltage (pin 7)		7.2	8.0	8.8	V
I <sub>P</sub>	supply current (pin 7)		36	48	60	mA
Video signal ir	nputs (Channel 1: pin 2, Chan	nel 2: pin 5 and Channel 3:	pin 8)			
V <sub>I(b-w)</sub>	input voltage (black-to-white value; pins 2, 5 and 8)		-	0.7	1.0	V
V <sub>I(CI)2, 5, 8</sub>	DC voltage during input clamping (artificial black + V <sub>BE</sub> )		2.8	3.1	3.4	V
I <sub>I2, 5, 8</sub>	DC input current	no clamping; V <sub>I2, 5, 8</sub> = V <sub>I(cl)2, 5, 8</sub> ; T <sub>amb</sub> = $-20$ to +70 °C	-0.05	+0.05	+0.250	μΑ
		during clamping; V_{I2, 5, 8} = V_{I(cl)2, 5, 8} \pm 0.7 V	±50	±75	±120	μA
Brightness co	ntrol (pin 1); note 2; see Fig.5					
V <sub>1</sub>	input voltage		1.0	-	6.0	V
R <sub>1</sub>	input resistance		40	50	60	kΩ
V <sub>1(nom)</sub>	input voltage for nominal brightness	pin 1 open-circuit	2.0	2.25	2.5	V
$\Delta V_{bl}$	black level voltage change at voltage outputs referred	V <sub>1</sub> = 1.0 V	–13	-11	-9.5	%
		V <sub>1</sub> = 6.0 V	30	34	37	%
	to reference black level during output clamping $(V_9 > 1.6 V)$ related to output signal amplitude with nominal 0.7 V (p-p) input signal and nominal contrast (V <sub>6</sub> = 4.3 V) for any gain setting	pin 1 open-circuit	_	_	0.8	%
$\Delta V_{BT}$	difference of $\Delta V_{bl}$ between any two channels		-	0	±1.2	%

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Contrast contr	ol (pin 6); note 3; see Fig.6	1	1			1
V <sub>6</sub>	input voltage		1.0	_	6.0	V
V <sub>6(max)</sub>	maximum input voltage		-	-	V <sub>P</sub> – 1	V
V <sub>6(nom)</sub>	input voltage for nominal contrast	note 4	_	4.3	-	V
I <sub>6</sub>	input current	V <sub>6</sub> = 4.3 V	-5	-1	-0.1	μA
C <sub>c</sub>	contrast relative to nominal contrast	$V_6 = 6.0 V$ ; pins 3 and 11 open-circuit	2.4	3.4	-	dB
		V <sub>6</sub> = 1.0 V; pins 3 and 11 open-circuit	-26	-22	-19	dB
V <sub>6(min)</sub>	input voltage for minimum contrast	pins 3 and 11 open-circuit	-	0.7	-	V
TR <sub>O</sub>	tracking of output signals of Channels 1, 2 and 3	1 V < V <sub>6</sub> < 6 V; note 5	-	0	0.5	dB
t <sub>dfC</sub>	delay between leading edges (falling) of step in contrast voltage and output signals at voltage outputs (pins 19, 16 and 13)	$V_6 = 4.3$ V to 0.7 V; input fall time at pin 6: $t_{fCC} = 2$ ns; Fig.7; note 6	_	7	20	ns
t <sub>drC</sub>	delay between trailing edges (rising) of step in contrast voltage and output signals at voltage outputs (pins 19, 16 and 13)	$V_6 = 0.7$ V to 4.3 V; input rise time at pin 6: $t_{rCC} = 2$ ns; Fig.7; note 6	-	15	25	ns
t <sub>fC</sub>	fall time of output signals at voltage outputs (pins 19, 16 and 13)	90% to 10% amplitude; input fall time at pin 6: $t_{fCC} = 2$ ns; Fig.7; note 6	_	6	15	ns
t <sub>rC</sub>	rise time of output signals at voltage outputs (pins 19, 16 and 13)	10% to 90% amplitude; input rise time at pin 6: $t_{rCC} = 2$ ns; Fig.7; note 6	-	6	15	ns
Gain control (	pin 3 for Channel 1 and pin 11	for Channel 3); Fig.8; note	7			•
V <sub>3, 11</sub>	input voltage		1.0	-	6.0	V
V <sub>3, 11(nom)</sub>	input voltage for nominal gain	pins 3 and 11 open-circuit	3.6	3.75	3.95	V
R <sub>3, 11</sub>	input resistance		44	55	66	kΩ
ΔG	gain control difference relative to nominal gain	$V_6 = 4.3 \text{ V}; V_{3, 11} = 6 \text{ V}$	2	2.6	3.3	dB
	(Channels 1 and 3 only)	V <sub>6</sub> = 4.3 V; V <sub>3, 11</sub> = 1 V	-5.5	-5	-4.5	dB

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Feedback inpu	t (Channel 1: pin 18, Channel	2: pin 15 and Channel 3: p	<b>in 12);</b> Fi	g.9; note 8	1	ļ
V <sub>ref</sub>	internal reference voltage		5.6	5.8	6.1	V
I <sub>O18, 15, 12(max)</sub> maximum output current		during output clamping; $V_{18, 15, 12} = 3 V$	-500	-100	-60	nA
ΔV <sub>bl(CRT)</sub>	black level variation at CRT	note 9	0	40	200	mV
$\Delta V_{ref(T)}$	variation of V <sub>ref</sub> in the temperature range	$T_{amb} = -20$ to +70 °C	0	20	50	mV
$\Delta V_{ref(VP)}$	variation of V <sub>ref</sub> with supply voltage	$7.2 \text{ V} \leq \text{V}_{\text{P}} \leq 8.8 \text{ V}$	0	60	100	mV
Voltage output	s (Channel 1: pin 19, Channe	l 2: pin 16 and Channel 3: p	oin 13)			
V <sub>O(b-w)</sub>	nominal signal output voltage (black-to-white value)	pins 3 and 11 open-circuit; $V_6$ = 4.3 V; $V_{I(b\text{-w})}$ = 0.7 V	0.69	0.79	0.89	V
V <sub>blx(max)</sub>	maximum adjustable black level voltage	during output clamping; T <sub>amb</sub> = –20 to +70 °C	1	1.2	1.4	V
V <sub>bl(SO)</sub>	black level voltage during switch-off, equal to minimum adjustable black level voltage	$V_9 = V_P; R_0 = 33 \Omega;$ $T_{amb} = -20 \text{ to } +70 ^\circ\text{C}$	30	45	100	mV
V <sub>bl(TST)</sub>	black level voltage during test mode	$V_9 = V_P; V_{10} = V_P; pin 1$ open-circuit; $V_{12, 5, 8} = V_{1(cl)2, 5, 8}; note 10$	0.3	0.7	1.2	V
S/N	signal-to-noise ratio	note 11	-	50	44	dB
d <sub>O(th)</sub>	output thermal distortion	I <sub>O(b-w)</sub> = 50 mA; note 12	-	0.6	1	%
$\Delta V_{bl(fl)}$	black level variation between clamping pulses	line frequency 30 kHz	-	0.5	4.5	mV
V <sub>off</sub>	maximum offset during sync clipping	V <sub>I2, 5, 8</sub> < V <sub>I(cl)2, 5, 8</sub> ; Fig.10; note 13	0	7	15	mV
ΔV <sub>O(b-w)(T)</sub> variation of nominal output signal (black-to-white value) with temperature		pins 3 and 11 open-circuit; V <sub>6</sub> = 4.3 V; V <sub>1(b-w)</sub> = 0.7 V; T <sub>amb</sub> = -20 to +70 °C	0	2.5	10	%
Current output	s (Channel 1: pin 20, Channe	l 2: pin 17 and Channel 3:	<b>pin 14);</b> n	ote 14		
I <sub>O(b-w)</sub>	output current (black-to-white value)	with peaking	_	50	- 100	mA mA
V <sub>20-19</sub> ; V <sub>17-16</sub> ;	start of HF-saturation	$I_{O} = 50 \text{ mA}$	_	_	2.0	V
V14-13	voltage of output transistors	$I_0 = 100 \text{ mA}$	_	_	2.2	V
I <sub>bl(SO)</sub>	output current during switch-off	$V_9 = V_P; R_0 = 33 \Omega$	0	20	900	μΑ

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Frequency res	sponse at voltage outputs (Fig	s 11, 12 and 13; note 15)	1	-!	-!	1
$\Delta G_{(f)}$	gain decrease by frequency response at pins 19, 16 and 13	70 MHz; single channel	-	1.3	3	dB
t <sub>r(O)</sub>	rise time at voltage output (pins 19, 16 and 13)	10% to 90% amplitude; input rise time = 1 ns	-	4.1	5.0	ns
dV <sub>O</sub>	overshoot of output signal pulse related to actual output pulse amplitude	single channel; input rise time = 2.5 ns; $V_{I(b-w)} = 0.7$ V; pins 3 and 11 open-circuit; $V_6 = 4.3$ V	_	4	8	%
Crosstalk at v	oltage outputs with speed up	circuit (Figs 14, 15 and 16;	note 16)			
$\alpha_{cr(tr)}$	transient crosstalk		-	_	0.1	-
Threshold vol	tages for clamping, blanking	and switch-off (pins 9 and <sup>•</sup>	<b>10);</b> note <sup>-</sup>	17		
V <sub>9</sub>	threshold for horizontal blanking (blanking, output clamping)		1.2	1.4	1.6	V
	threshold for switch-off (blanking, minimum black level, no output clamping)		5.8	6.5	6.8	V
R <sub>9</sub>	input resistance	against ground	50	80	110	kΩ
t <sub>d9</sub>	delay between horizontal blanking input and output signal blanking	input rise time at pin 9 > 100 ns; Fig.17; note 18	-	40	60	ns
V <sub>10</sub>	threshold for vertical blanking (blanking, no input clamping)	Fig.18; note 19	1.2	1.4	1.6	V
	threshold for clamping (input clamping, no blanking)	Fig.18; note 19	2.6	3.0	3.5	V
	threshold for test mode (no clamping, no blanking, for V <sub>bl(TST)</sub> see above)	for test mode also $V_9 > 6.8 V$ (switch-off)	V <sub>P</sub> – 1	-	V <sub>P</sub>	V
I <sub>10</sub>	current	V <sub>10</sub> < V <sub>P</sub> - 1 V	-3	-1	-	μA
		$V_{10} \ge V_P - 1 V$	_	100	-	μA
t <sub>r, f10</sub>	rise and fall time for clamping pulse	Fig.18; note 19	-	-	75	ns/V
t <sub>w10</sub>	width of clamping pulse		0.6	_	-	μs
t <sub>d10</sub>	delay between vertical blanking input and internal blanking	Fig.18; note 19	260	320	380	ns

#### TDA4882

#### Notes to the characteristics

- 1. Definition of levels:
  - a) Artificial black level: internal signal level behind input emitter follower during input clamping and signal clipping. This level is inserted instead of the input signal during blanking.
  - b) **Reference black level**: DC voltage during output clamping at voltage outputs, not influenced by brightness, contrast or gain setting, adjustable by cut-off stabilization.
  - c) Cut-off level: corresponding DC voltage at CRT cathode in closed feedback loop.
  - d) **Black level**: actual signal black level at either voltage outputs or cathode, can be adjusted by (brightness × gain), refers to reference black level or cut-off level respectively.
  - e) Ultra black level, switch-off level: lowest adjustable reference black level, lowest signal level at voltage outputs.
  - f) The minimum guaranteed control range for reference black level is 0.1 to 1 V. The ultra black level is depending on the external resistor R<sub>O</sub> at voltage outputs (pins 13, 16 and 19) to ground.

g) 
$$V_{bl(SO)} \approx \frac{R_O}{3.5 \text{ k}\Omega + R_O} \times 4.65 \text{ V}$$

- 2. Linear control range is 1 to 6 V for V<sub>1</sub>, independent from supply voltage.
- 3. Linear control range is 1 to 6 V for V<sub>6</sub>, independent from supply voltage. Open pin 6 leads to absolute maximum contrast setting. It is recommended to not exceed V<sub>6</sub> = V<sub>P</sub> 1 V in order to avoid saturation of internal circuitry. For  $V_6 < V_{6(min)} \approx 0.7$  V a small negative signal ( $\approx$  -40 dB) will appear. For frequency dependency of contrast control see note 15.
- Definition for nominal output signals: input V<sub>I(b-w)</sub> = 0.7 V, gain pins 3 and 11 open-circuit, contrast control V<sub>6</sub> = V<sub>6(nom)</sub>.

5. 
$$\operatorname{Tr} = 20 \times \operatorname{maximum} \operatorname{of} \left\{ \left| \log \left( \frac{A_1}{A_{10}} \times \frac{A_{20}}{A_2} \right) \right| : \left| \log \left( \frac{A_1}{A_{10}} \times \frac{A_{30}}{A_3} \right) \right| : \left| \log \left( \frac{A_2}{A_{20}} \times \frac{A_{30}}{A_3} \right) \right| \right\} [dB]$$

 $A_x$ : signal output amplitude in Channel x at any contrast setting between 1 and 6 V.  $A_{x0}$ : signal output amplitude in Channel x at nominal contrast and same gain setting.

- Typical step in contrast voltage and response at signal outputs for nominal input signal V<sub>I(b-w)</sub> = 0.7 V (OSD fast blanking input/output).
- 7. Linear control range is 1 to 6 V for  $V_3$  and  $V_{11}$ , independent from supply voltage.
- The internal reference voltage can be measured at pins 18, 15 and 12 during output clamping (V<sub>9</sub> = 2 V) in closed feedback loop.
- Slow variations of video supply voltage V<sub>CRT</sub> (see Fig.1) will be suppressed at CRT cathode by cut-off stabilization. Change of V<sub>CRT</sub> by 5 V leads to specified change of cut-off voltage.
- 10. The test mode allows testing without input and output clamping pulses. The signal inputs (pins 2, 5 and 8) have to be biased via resistors to the previously measured clamp voltages of approximately 3 V (artificial black level + V<sub>BE</sub>). Signal and brightness blanking is not possible during test mode. The output currents (pins 10, 17 and 14) should be adjusted by resistors >> R<sub>0</sub> from voltage outputs to a positive voltage (e.g. V<sub>P</sub>).
- 11. The signal-to-noise ratio is calculated by the formula (frequency range 1 to 70 MHz):

 $\frac{S}{N} = 20 \log \frac{\text{peak-to-peak value of the nominal signal output voltage}}{\text{RMS value of the noise output voltage}} \text{ [dB]}$ 

- Large output swing e.g. I<sub>O(b-w)</sub> = 50 mA leeds to signal depending power dissipation in output transistors. Thermal V<sub>BE</sub> variation is compensated.
- 13. Composite signals will not disturb normal operations because an internal clipping circuit cuts all signal parts below black level.

#### TDA4882

14. The output current approximately follows the equation  $I_0 = V_0 \left(\frac{1}{R_0} + \frac{1}{2.2 \text{ k}\Omega}\right) - 500 \text{ }\mu\text{A}$  for  $V_0 > V_{\text{bl(SO)}}$  and with

 $R_{O}$  = external resistor at voltage output to ground.

The external RC combination at pins 19, 16 and 13 (see Fig.1) enables peak currents during transients.

- 15. Frequency response, crosstalk and pulse response have been measured at voltage outputs in a special printed-circuit board with 50 Ω line in/out connections and without peaking (see Chapter "Application information / test").
- 16. Crosstalk between any two output pins.
  - a) **Input conditions**: one channel (Channel A) with nominal input signal and minimum rise time. The inputs of the other channels capacitively coupled to ground (Channel B). Gain pins 3 and 11 open-circuit.
  - b) **Output conditions**: output signal of Channel A controlled by contrast setting (pin 6) to  $V_{O(b-w)} = V_A = 0.7 V$ , the rise time should be 5 ns. Output signal of Channel B then is  $V_{O(b-w)} = V_B$ .
  - c) Transient crosstalk:  $\alpha_{cr(tr)} = \frac{V_B}{V_A}$
  - d) Crosstalk as a function of frequency has been measured without peaking circuit, with nominal input signal and nominal settings.
- 17. The internal threshold voltages are derived from a stabilized voltage. The internal pulses are generated while the input pulses are higher than the thresholds. Voltages of less than -0.1 V at pins 9 and 10 can influence black level control and should be avoided.
- 18. The delay between horizontal blanking input at pin 9 (HBL pulse) and output signal blanking as well as brightness blanking (ΔV<sub>bl</sub>) at pins 19, 16 and 13 depends on the input rise time of the HBL pulse. The specified values for t<sub>d9</sub> are valid for HBL rise times greater than 100 ns only.
- 19. For 75 ns/V < t<sub>rf10</sub> < 240 ns/V generation of internal input clamping and blanking pulse is not defined. Any pulses not exceeding the threshold of input clamping (typical 3 V) will be detected as blanking pulse.











Voff

### Advanced monitor video controller for OSD



e.g. with sync on green

Fig.10 Typical sync clipping.

**Philips Semiconductors** 







TDA4882





## Advanced monitor video controller for OSD

TDA4882

### Advanced monitor video controller for OSD









#### TDA4882

#### **APPLICATION INFORMATION / TEST**

For high frequency measurements a special application and printed-circuit board with only a few external components is built. Figure 19 shows the application circuit and Fig.20 the layout of the double sided printed board. All components on the rear (below) are of SMD type as well as R13, R14 and R15 on the front. Short HF loops and minimum crosstalk between the channels as well as input and output are achieved by properly shaped ground areas star connected to the IC ground pin.

The HF input signal can be fed to the subclick connectors X1, X2 and X3 by a 50  $\Omega$  line. The line is then terminated by a 51  $\Omega$  resistor on the board. With choice of jumper connections (JA1, JA2 and JA3) it is possible to connect channel inputs to its input connector, to connect all channels to one input connector (white pattern) and to ground each input via the coupling capacitor.

For operation without input clamping (e.g. test mode) the DC bias can be provided by VIDC (connector X21) if a short-circuit at JA4, JA5 and JA6 is made (solder short or small SMD resistor).

The output signal can be monitored via 50  $\Omega$  terminated lines at the voltage outputs (subclick connectors X4, X5 and X6). With 100  $\Omega$  in parallel to the 50  $\Omega$  terminated line the effective load resistance at the voltage outputs is 33  $\Omega$ . The mismatch seen from the line towards the IC has no significant effect if the line is match terminated. A peaking circuit (C15, R16 Channel 1) can be added for realistic loading of the voltage outputs.

Black level adjustment is done by VIOS, UFBX (connector X21) and resistors R19, R22 and R25 (Channel 1). If R19 is equal to the effective load resistor at the voltage output the reference black level is approximately:

 $U_{REF} = VIOS - V(IO1)$  and

$$V(IO1) = V_{int} + (V_{int} - UFBX) \times \frac{R22}{R25}$$

V<sub>int</sub> is the internal reference voltage at the feedback input (typical 5.8 V). By this it is possible to adjust the reference black level and the voltage at the current outputs independently.

DC control for brightness, contrast and gain is prepared at connectors X21 and X22. Contrast control can also be set by the potentiometer P1 (jumper JA11). The series resistor R11 is necessary if fast OSD switching is activated via 50  $\Omega$  line (X10), a line termination can be done at the connector X9. Clamping and blanking pulses are fed to the IC via connectors X7 and X8. Connector X23 is used for power supply. The capacitors C7 and C8 should be located as near as possible to the IC pins.

#### TDA4882



#### December 1994



### TDA4882

# RECOMMENDATIONS FOR BUILDING THE APPLICATION BOARD

#### General

- Double-sided board
- Short HF loops by large ground plane on the rear.

#### Voltage outputs

- Capacitive loads as small as possible
- Short interconnection via resistor to ground.

#### Supply voltage

- · Capacitors as near as possible to the pins
- Use of high-frequency capacitors (low self inductance, e.g. SMD).

#### Current outputs, emitter of cascode transistors

• The external interconnection inductivity can build a resonance together with the internal substrate capacity, a damping resistor of 10 to 30  $\Omega$  near to the IC pin can suppress such oscillations.



#### TDA4882

#### PACKAGE OUTLINE



#### SOLDERING

#### Plastic dual in-line packages

#### BY DIP OR WAVE

The maximum permissible temperature of the solder is 260 °C; this temperature must not be in contact with the joint for more than 5 s. The total contact time of successive solder waves must not exceed 5 s.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified storage maximum. If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

#### REPAIRING SOLDERED JOINTS

Apply a low voltage soldering iron below the seating plane (or not more than 2 mm above it). If its temperature is below 300 °C, it must not be in contact for more than 10 s; if between 300 and 400 °C, for not more than 5 s.

#### TDA4882

#### DEFINITIONS

Data sheet status				
Objective specification	This data sheet contains target or goal specifications for product development.			
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.			
Product specification	This data sheet contains final product specifications.			
Limiting values				
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specificatio is not implied. Exposure to limiting values for extended periods may affect device reliability.				
Application information				

Where application information is given, it is advisory and does not form part of the specification.

#### LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

### Philips Semiconductors – a worldwide company

Argentina: IEROD, Av. Juramento 1992 - 14.b, (1428) BUENOS AIRES, Tel. (541)786 7633, Fax. (541)786 9367 Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. (02)805 4455, Fax. (02)805 4466 Austria: Triester Str. 64, A-1101 WIEN, P.O. Box 213, Tel. (01)60 101-1236, Fax. (01)60 101-1211 Belgium: Postbus 90050, 5600 PB EINDHOVEN, The Netherlands, Tel. (31)40 783 749, Fax. (31)40 788 399 Brazil: Rua do Rocio 220 - 5<sup>th</sup> floor, Suite 51, CEP: 04552-903-SÃO PAULO-SP, Brazil. P.O. Box 7383 (01064-970) Tel. (011)821-2333, Fax. (011)829-1849 Canada: PHILIPS SEMICONDUCTORS/COMPONENTS: Tel. (800) 234-7381, Fax. (708) 296-8556 Chile: Av. Santa Maria 0760, SANTIAGO, Tel. (02)773 816, Fax. (02)777 6730 Colombia: IPRELENSO LTDA, Carrera 21 No. 56-17, 77621 BOGOTA, Tel. (571)249 7624/(571)217 4609, Fax. (571)217 4549 Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. (032)88 2636, Fax. (031)57 1949 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. (9)0-50261, Fax. (9)0-520971 France: 4 Rue du Port-aux-Vins, BP317, 92156 SURESNES Cedex, Tel. (01)4099 6161, Fax. (01)4099 6427 Germany: P.O. Box 10 63 23, 20043 HAMBURG, Tel. (040)3296-0, Fax. (040)3296 213. Greece: No. 15, 25th March Street, GR 17778 TAVROS, Tel. (01)4894 339/4894 911, Fax. (01)4814 240 Hong Kong: PHILIPS HONG KONG Ltd., 6/F Philips Ind. Bldg., 24-28 Kung Yip St., KWAI CHUNG, N.T., Tel. (852)424 5121, Fax. (852)428 6729 India: Philips INDIA Ltd, Shivsagar Estate, A Block , Dr. Annie Besant Rd. Worli, Bombay 400 018 Tel. (022)4938 541, Fax. (022)4938 722 Indonesia: Philips House, Jalan H.R. Rasuna Said Kav. 3-4, P.O. Box 4252, JAKARTA 12950, Tel. (021)5201 122, Fax. (021)5205 189 Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. (01)640 000, Fax. (01)640 200 Italy: PHILIPS SEMICONDUCTORS S.r.I. Piazza IV Novembre 3, 20124 MILANO Tel. (0039)2 6752 2531, Fax. (0039)2 6752 2557 Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108, Tel. (03)3740 5028, Fax. (03)3740 0580 Korea: (Republic of) Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. (02)794-5011, Fax. (02)798-8022 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. (03)750 5214, Fax. (03)757 4880 Mexico: 5900 Gateway East, Suite 200, EL PASO, TX 79905, Tel. 9-5(800)234-7381, Fax. (708)296-8556 Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB Tel. (040)783749, Fax. (040)788399 New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. (09)849-4160, Fax. (09)849-7811 Norway: Box 1, Manglerud 0612, OSLO, Tel. (022)74 8000, Fax. (022)74 8341

Pakistan: Philips Electrical Industries of Pakistan Ltd., Exchange Bldg. ST-2/A, Block 9, KDA Scheme 5, Clifton, KARACHI 75600, Tel. (021)587 4641-49, Fax. (021)577035/5874546. Philippines: PHILIPS SEMICONDUCTORS PHILIPPINES Inc, 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. (02)810 0161, Fax. (02)817 3474 Portugal: PHILIPS PORTUGUESA, S.A. Rua dr. António Loureiro Borges 5, Arquiparque - Miraflores, Apartado 300, 2795 LINDA-A-VELHA, Tel. (01)4163160/4163333, Fax. (01)4163174/4163366. Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. (65)350 2000, Fax. (65)251 6500 South Africa: S.A. PHILIPS Pty Ltd. 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000, Tel. (011)470-5911, Fax. (011)470-5494. Spain: Balmes 22, 08007 BARCELONA, Tel. (03)301 6312, Fax. (03)301 42 43 Sweden: Kottbygatan 7, Akalla. S-164 85 STOCKHOLM, Tel. (0)8-632 2000, Fax. (0)8-632 2745 Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Tel. (01)488 2211, Fax. (01)481 77 30 Taiwan: PHILIPS TAIWAN Ltd., 23-30F, 66, Chung Hsiao West Road, Sec. 1. Taipeh, Taiwan ROC, P.O. Box 22978, TAIPEI 100, Tel. (02)388 7666, Fax. (02)382 4382. Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd., 209/2 Sanpavuth-Bangna Road Prakanong, Bangkok 10260, THAILAND, Tel. (662)398-0141, Fax. (662)398-3319. Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL, Tel. (0212)279 2770, Fax. (0212)269 3094 United Kingdom: Philips Semiconductors LTD. 276 Bath road, Hayes, MIDDLESEX UB3 5BX, Tel. (081)73050000, Fax. (081)7548421 United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. (800)234-7381, Fax. (708)296-8556 Uruguay: Coronel Mora 433, MONTEVIDEO, Tel. (02)70-4044, Fax. (02)92 0601

For all other countries apply to: Philips Semiconductors, International Marketing and Sales, Building BE-p, P.O. Box 218, 5600 MD, EINDHOVEN, The Netherlands, Telex 35000 phtcnl, Fax. +31-40-724825

SCD35 © Philips Electronics N.V. 1994

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

# **Philips Semiconductors**



