INTEGRATED CIRCUITS



Product specification Supersedes data of September 1991 File under Integrated Circuits, IC02 1997 Jun 05





TDA4850

FEATURES

- VGA operation fully implemented including alignment-free vertical and E/W amplitude pre-settings
- 4th VGA mode easy applicable (XGA, Super VGA)
- Multi-frequency operation externally selectable
- All adjustments DC-controllable
- Alignment-free oscillators

QUICK REFERENCE DATA

- Sync separators for video or horizontal and vertical TTL sync levels regardless of polarity
- Horizontal oscillator with PLL1 for sync and PLL2 for flyback
- Constant vertical and E/W amplitude in multi-frequency operation
- DC-coupling to vertical power amplifier (TDA486X or TDA8351)
- Internal supply voltage stabilization with excellent ripple rejection to ensure stable geometrical adjustments.

GENERAL DESCRIPTION

The TDA4850 provides economical solutions in VGA/XGA and multi-frequency monitors. The IC incorporates the complete horizontal and vertical small signal processing. VGA-dependent mode detection and settings are performed on chip. In conjunction with TDA486X or TDA8351 (vertical output circuits) both ICs offer an extremely advanced system solution.

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _P	supply voltage (pin 1)	9.2	12	16	V
I _P	supply current	-	40	_	mA
V _{i sync}	AC-coupled composite video signal with negative-going sync (peak-to-peak value; pin 9)	_	1	_	V
	sync slicing level	-	120	-	mV
	DC-coupled TTL-compatible horizontal sync signal (peak value; pin 9)	1.7	_	_	V
	slicing level	1.2	1.4	1.6	V
	DC-coupled TTL-compatible vertical sync signal (peak value; pin 10)	1.7	_	-	V
	slicing level	1.2	1.4	1.6	V
I _{o V}	vertical differential output current (peak-to-peak value; pins 5 and 6)	_	1	-	mA
I _{o H}	horizontal sink output current on pin 3	-	-	60	mA
T _{amb}	operating ambient temperature	0	-	70	°C

ORDERING INFORMATION

TYPE	PACKAGE			
NUMBER	NAME	NAME DESCRIPTION		
TDA4850	DIP20	plastic dual in-line package; 20 leads (300 mil)	SOT146-1	

I DA8351)

rejection to ensure stable geometrical adj

BLOCK DIAGRAM



Horizontal and vertical deflection controller for VGA/XGA and multi-frequency monitors

PINNING

SYMBOL	PIN	DESCRIPTION
VP	1	positive supply voltage
FLB	2	horizontal flyback input
HOR	3	horizontal output
GND	4	ground (0 V)
VERT1	5	vertical output 1;
		negative-going sawtooth
VERT2	6	vertical output 2;
		positive-going sawtooth
MODE	7	4th mode output and mode detector
		disable input
CLBL	8	clamping/blanking pulse output
HVS	9	horizontal sync/video input
VS	10	vertical sync input
EW	11	E/W output (parabola to driver stage)
C _{VA}	12	capacitor for amplitude control
R _{VA}	13	vertical amplitude adjustment input
R _{EW}	14	E/W amplitude adjustment input
		(parabola)
R _{VOS}	15	vertical oscillator resistor
C _{VOS}	16	vertical oscillator capacitor
PLL1	17	PLL1 phase
R _{HOS}	18	horizontal oscillator resistor
C _{HOS}	19	horizontal oscillator capacitor
PLL2	20	PLL2 phase



TDA4850

FUNCTIONAL DESCRIPTION

Horizontal sync separator and polarity correction

An AC-coupled video signal or a DC-coupled TTL sync signal (H only or composite sync) is input on pin 9. Video signals are clamped with top sync on 1.28 V, and are sliced at 1.4 V. This results in a fixed absolute slicing level of 120 mV related to top sync.

DC-coupled TTL sync signals are also sliced at 1.4 V, however with the clamping circuit in current limitation. The polarity of the separated sync is detected by internal integration of the signal, then the polarity is corrected.

The polarity information is fed to the VGA mode detector. The corrected sync is input signal for the vertical sync integrator and the PLL1 stage.

Vertical sync separator, polarity correction and vertical sync integrator

DC-coupled vertical TTL sync signals may be applied to pin 10. They are sliced at 1.4 V. The polarity of the separated sync is detected by internal integration, then polarity is corrected. The polarity information is fed to the VGA mode detector. If pin 10 is not used, it must be connected to ground.

The separated $V_{i(sync)}$ signal from pin 10, or the integrated composite sync signal from pin 9 (TTL or video) triggers directly the vertical oscillator.

VGA mode detector and mode output

The three standard VGA modes and a 4th not fixed mode are decoded by the polarities of the horizontal and the vertical sync input signals. An external resistor (from V_P to pin 7) is necessary to match this function. In all three VGA modes the correct amplitudes are activated. The presence of the 4th mode is indicated by HIGH on pin 7. This signal can be used externally to switch any horizontal or vertical parameters.

VGA mode detector input

For multi-frequency operation the voltage on pin 7 must be externally forced to a level of <50 mV. Vertical amplitude pre-settings for VGA are then inhibited. The delay time between vertical trigger pulse and the start of vertical deflection changes from 575 to 300 μ s (575 μ s is needed for VGA). The vertical amplitude then remains constant in a frequency range from 50 to 110 Hz.

Clamping and blanking generator

A combined clamping and blanking pulse is available on pin 8 (suitable for the video preamplifier TDA4880). The lower level of 2.1 V can be the blanking signal derived from line flyback, or the vertical blanking pulse from the internal vertical oscillator.

Vertical blanking equals to the delay between vertical sync and start of vertical scan. By this, an optimum blanking is achieved for VGA/XGA as well as for multi-frequency operation (selectable via pin 7).

The upper level of 3.9 V is the horizontal clamping pulse with internally fixed pulse width of 1 μ s. A mono flop, which is triggered by the trailing edge of the horizontal sync pulse, generates this pulse.

PLL1 phase detector

The phase detector is a standard one using switched current sources. The middle of the sync is compared with a fixed point of the oscillator sawtooth voltage. The PLL filter is connected to pin 17.

Horizontal oscillator

This oscillator is a relaxation type oscillator. Its frequency is determined mainly by the capacitor on pin 19. A frequency range of one octave is achieved by the current on pin 18. The φ 1 control voltage from pin 17 is fed via a buffer amplifier and an attenuator to the current reference pin 18 to achieve a high DC loop gain. Therefore, changes in frequency will not affect the phase relationship between horizontal sync pulses and line flyback pulses.

PLL2 phase detector

This phase detector is similar to the PLL1 phase detector. Line flyback signals (pin 2) are compared with a fixed point of the oscillator sawtooth voltage. Delays in the horizontal deflection circuit are compensated by adjusting the phase relationship between horizontal sync and horizontal output pulses.

A certain amount of phase adjustments is possible by injecting a DC current from an external source into the PLL2 filter capacitor on pin 20.

Product specification

TDA4850

Horizontal and vertical deflection controller for VGA/XGA and multi-frequency monitors

Horizontal driver

This open-collector output stage (pin 3) can directly drive an external driver transistor. The saturation voltage is 300 mV at 20 mA. To protect the line deflection transistor, the horizontal output stage does not conduct at $V_P < 6.4$ V (pin 1).

Vertical oscillator and amplitude control

This stage is designed for fast stabilization of the vertical amplitude after changes in sync conditions.

The free-running frequency f_o is determined by the values of R_{VOS} and C_{VOS} . The recommended values should be altered marginally only to preserve the excellent linearity and noise performance. The vertical drive currents I_5 and I_6 are in relation to the value of R_{VOS} . Therefore, the oscillator frequency must be determined only by C_{VOS} on pin 16.

$$f_{o} = \frac{1}{10.8 \times R_{VOS} \times C_{VOS}}$$

To achieve a stabilized amplitude the free-running frequency f_o (without adjustment) must be lower than the lowest occurring sync frequency. The contributions shown in Table 1 can be assumed.

Table 1	Calculation of fo total spread
---------	--------------------------------

CONTRIBUTING ELEMENTS	%
Minimum frequency offset between f_o and the lowest trigger frequency	10
Spread of IC	±3
Spread of R (22 kΩ)	±1
Spread of C (0.1 µF)	±5
Total	19

Result for 50 to 110 Hz application:
$$f_o = \frac{50 \text{ Hz}}{1.19} = 42 \text{ Hz}$$

Table 2	VGA modes
---------	-----------

MODE	HORIZONTAL/VERTICAL SYNC POLARITY	HORIZONTAL FREQUENCY (kHz)	VERTICAL FREQUENCY (Hz)	NUMBER OF ACTIVE LINES	MODE OUTPUT PIN 7
1	+/-	31.45	70	350	LOW
2	_/+	31.45	70	400	LOW
3	_/_	31.45	60	480	LOW
4	+/+	fixed by external circuitry	_	_	HIGH

TDA4850

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _P	supply voltage (pin 1)		-0.5	+16	V
V _{3,7}	voltage on pins 3 and 7		-0.5	+16	V
V ₈	voltage on pin 8		-0.5	+7	V
V _n	voltage on pins 5, 6, 9, 10, 13, 14 and 18		-0.5	+6.5	V
l ₂	current on pin 2		-	±10	mA
l ₃	current on pin 3		-	100	mA
l ₇	current on pin 7		_	20	mA
I ₈	current on pin 8		-	-10	mA
T _{amb}	operating ambient temperature		0	70	°C
Tj	junction temperature		-	150	°C
T _{stg}	storage temperature		-55	+150	°C
V _{esd}	electrostatic handling for all pins	note 1	-	±300	V

Note

1. Equivalent to discharging a 200 pF capacitor through a 0 Ω series resistor.

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R _{th(j-a)}	thermal resistance from junction to ambient	in free air	65	K/W

TDA4850

CHARACTERISTICS

 V_P = 12 V; T_{amb} = 25 °C; measurements taken in Fig.6; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply	•		1	•		•
V _P	supply voltage (pin 1)		9.2	12	16	V
I _P	supply current		-	40	-	mA
Internal re	eference voltage		·	•		_
V _{ref}	internal reference voltage		6.0	6.25	6.5	V
TC	temperature coefficient	T _{amb} = 20 to 100 °C	_	_	±90	10 ⁻⁶ /K
PSRR	power supply ripple rejection	f = 1 kHz sine wave	60	75	_	dB
		f = 1 MHz sine wave	25	35	_	dB
V _P	supply voltage (pin 1) to ensure all internal reference voltages		9.2	-	16	V
Composit	e sync input (AC-coupled; V ₁₀ = 5 V)		L	•	1	-
V _{i sync}	sync amplitude of video input signal (pin 9)	sync on green; R _S = 50 Ω	-	300	-	mV
	top sync clamping level		1.1	1.32	1.5	V
	slicing level above top sync level		90	120	150	mV
R _S	allowed source resistance for 7% duty cycle	V _{i sync} > 200 mV	_	_	1.5	kΩ
r ₉	differential input resistance	during sync	-	80	-	Ω
l ₉	charging current of coupling capacitor	V ₉ > 1.5 V	1.7	2.6	3.4	μA
t _{int}	vertical sync integration time to generate sync pulse		7	10	13	μs
Horizonta	I sync input (DC-coupled, TTL-compatible)			•		
V _{i sync}	sync input signal (peak value; pin 9)		1.7	_	-	V
	slicing level		1.2	1.4	1.6	V
tp	minimum pulse width		700	_	-	ns
t _r , t _f	rise time and fall time		10	-	500	ns
l ₉	input current	V ₉ = 0.8 V	-	-	-200	μA
		V ₉ = 5.5 V	-	-	10	μA
Automatio	c horizontal polarity switch (H-sync on pin	9)	·		·	
t _{p H} ∕t _H	horizontal sync pulse width related to t _H (duty cycle for automatic polarity correction)		-	-	30	%
t _p	delay time for changing sync polarity		0.3	-	1.8	ms
Vertical sy	/nc input (DC-coupled, TTL-compatible; V-s	sync on pin 10)		1	1	4
V _{i sync}	sync input signal (peak value; pin 10)		1.7	_	-	V
-,	slicing level		1.2	1.4	1.6	V
I ₁₀	input current	0 < V ₁₀ < 5.5 V	_	_	±10	μA
t _{p V}	maximum vertical sync pulse width for automatic vertical polarity switch		-	-	300	μs

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Horizonta	I mode detector output (VGA mode)	1		1	1	
V ₇	output saturation voltage LOW (for modes 1, 2 and 3)	I ₇ = 6 mA	-	0.275	0.33	V
	output voltage HIGH	mode 4	_	_	VP	V
I ₇	load current to force VGA mode-dependent vertical and parabola amplitudes	modes 1, 2 and 3	2	-	6	mA
	output current	mode 4	-	0	-	mA
VGA/mult	i-frequency mode switch					
V ₇	input voltage LOW to force multi-frequency mode		0	-	50	mV
Horizonta	l comparator PLL1	•				•
V ₁₇	upper control voltage limitation		-	5.0	_	V
	lower control voltage limitation		-	1.2	-	V
I ₁₇	control current	see Fig.3	-	±300	-	μA
Horizonta	l oscillator	•				
f _{osc}	centre frequency	R_{18} = 12 kΩ (pin 18); C ₁₉ = 2.2 nF (pin 19)	-	31.45	-	kHz
Δf_{osc}	deviation of centre frequency		-	-	±3.0	%
тс	temperature coefficient		-	-	±150	10 ⁻⁶ /K
ϕ_{H}/t_{H}	relative holding/catching range		±6	±6.5	±7.3	%
R ₁₈	external oscillator resistor		9	-	18	kΩ
V ₁₈	voltage at reference current input (pin 18)	PLL1 and PLL2 locked; $V_{ref} = 6.25 \text{ V}$	-	3.125	-	V
ΔV_{18}	control voltage		_	±205	-	mV
Horizonta	I PLL2; see Fig.3					
V ₂	upper clamping level of flyback input	I ₂ = 6 mA	-	5.5	-	V
	lower clamping level of flyback input	$I_2 = -1 \text{ mA}$	-	-0.75	-	V
	H-flyback slicing level		-	3.0	-	V
l ₂	input current	H-scan; V ₈ < 0.9 V	-0.5	_	_	mA
		H-flyback; V ₈ > 1.8 V	-	-	-0.2	mA
t _d /t _H	delay between middle of sync and middle of H-flyback related to ${\rm t}_{\rm H}$		-	3.2	-	%
V ₂₀	upper control voltage limitation		-	4.6	_	V
	lower control voltage limitation		_	1.6	_	V
I ₂₀	control current		_	±200	_	μA
$\Delta t/t_H$	PLL2 control range related to t _H		30	_	_	%

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Horizonta	l output (open-collector); see Fig.3			1		
V ₃	output voltage LOW	I ₃ = 20 mA	_	_	0.3	V
		I ₃ = 60 mA	_	-	0.8	V
t _p /t _H	t _H duty cycle		42	45	48	%
VP	threshold to activate too low supply voltage	horizontal output off	-	5.3	-	V
	protection	horizontal output on	_	5.6	_	V
Horizonta	I clamping/blanking generator output; see	Fig.3		•		
V ₈	output voltage LOW	H and V scanning	-	-	0.9	V
	blanking output voltage	internal V blanking	1.8	2.1	2.4	V
		external H blanking	1.8	2.1	2.4	V
	clamping output voltage	H-sync on pin 9	3.5	3.9	4.3	V
I ₈	internal sink current for all output levels	H and V scanning	2.3	2.9	3.5	mA
t ₈	clamping pulse start		with en	d of H-sy	'nc	
t _{clp}	clamping pulse width		0.8	1.0	1.2	μs
S	steepness of rise and fall times		-	40	-	ns/V
Vertical o	scillator (V _{ref} = 6.25 V)			·		
f _o	vertical free-running frequency	$R_{15} = 22 \text{ k}\Omega;$ $C_{16} = 0.1 \mu\text{F}$	40	42	43.3	Hz
f _V	nominal vertical sync range	no f _o adjustment	50	_	110	Hz
V ₁₅	voltage on pin 15	$R_{15} = 22 \text{ k}\Omega$	2.8	3.0	3.2	V
t _d	delay between sync pulse and start of vertical scan	measured on pin 8				
	in VGA/XGA mode, activated by an external resistor on pin 7		500	575	650	μs
	in multi-frequency mode	V ₇ < 50 mV	240	300	360	μs
I ₁₂	control current for amplitude control		-	±200	-	μA
C ₁₂	capacitor for amplitude control		-	-	0.33	μF
Vertical d	ifferential output; see Fig.4			-		
I _o	differential output current between pins 5 and 6 (peak-to-peak value)	mode 3; $I_{13} > -135 \ \mu\text{A}$; R ₁₅ = 22 k Ω	0.9	1.0	1.1	mA
	maximum offset current error	l _o = 1 mA	-	-	±2.5	%
	maximum linearity error		_	_	±1.5	%

TDA4850

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Vertical a	mplitude adjustment (in percent of output s	ignal)			4	
V ₁₃	input voltage		-	5.0	-	V
I ₁₃	adjustment current	I _{o max} (100%)	-110	-120	-135	μA
		I _{o min} (typically 58%)	-	0	-	μA
$\Delta I_0 / \Delta t$	VGA mode-dependent pre-settings activated by an external resistor on pin 7	note 1; see Table 2				
	mode 1		116.1	116.8	117.5	%
	mode 2		102.0	102.2	102.5	%
	mode 3		_	100	-	%
	mode 4		_	100	_	%
	multi-frequency operation (VGA operation disabled)	V ₇ < 50 mV	-	100	-	%
E/W outpu	ut; note 2					
V ₁₁	bottom output signal during mid-scan (pin 11)	internally stabilized	1.05	1.2	1.35	V
	top output signal during flyback		4.1	4.35	4.6	V
ТС	temperature coefficient of output signal		-	-	250	10 ⁻⁶ /K
E/W ampl	itude adjustment (parabola); see Fig.4					
V ₁₄	input voltage (pin 14)		-	5.0	-	V
I ₁₄	adjustment current	100% parabola	-110	-120	-135	μA
		typically 28% parabola	-	0	-	μA

Notes to the Characteristics

1. $\Delta I_o / \Delta t$ relative to value of mode 3.

2. Parabola amplitude tracks with mode-dependent vertical amplitude but not with vertical amplitude adjustment. Tracking can be achieved by a resistor from vertical amplitude potentiometer to pin 14.

Horizontal and vertical deflection controller for VGA/XGA and multi-frequency monitors





INTERNAL CIRCUITRY



Horizontal and vertical deflection controller for VGA/XGA and multi-frequency monitors

TEST AND APPLICATION INFORMATION



Horizontal and vertical deflection controller for VGA/XGA and multi-frequency monitors

PACKAGE OUTLINE

DIP20: plastic dual in-line package; 20 leads (300 mil)



Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

0.051

0.015

0.009

OUTLINE	REFERENCES			EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT146-1			SC603			-92-11-17 95-05-24

1.045

0.24

0.12

0.31

0.33

SOT146-1

TDA4850

SOLDERING

Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"IC Package Databook"* (order code 9398 652 90011).

Soldering by dipping or by wave

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact

with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ($T_{stg\,max}$). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

Repairing soldered joints

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

DEFINITIONS

Data sheet status					
Objective specification	This data sheet contains target or goal specifications for product development.				
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.				
Product specification	This data sheet contains final product specifications.				
Limiting values					
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.					

Application information

Where application information is given, it is advisory and does not form part of the specification.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale

TDA4850

NOTES

TDA4850

NOTES

Philips Semiconductors – a worldwide company

Argentina: see South America Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. +61 2 9805 4455, Fax. +61 2 9805 4466 Austria: Computerstr 6 A-1101 WIEN P.O. Box 213 Tel. +43 1 60 101. Fax. +43 1 60 101 1210 Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 200 733, Fax. +375 172 200 773 Belgium: see The Netherlands Brazil: see South America Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 689 211, Fax. +359 2 689 102 Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800 234 7381 China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +852 2319 7888, Fax. +852 2319 7700 Colombia: see South America Czech Republic: see Austria Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. +45 32 88 2636, Fax. +45 31 57 0044 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 9 615800, Fax. +358 9 61580920 France: 4 Rue du Port-aux-Vins. BP317. 92156 SURESNES Cedex. Tel. +33 1 40 99 6161, Fax. +33 1 40 99 6427 Germany: Hammerbrookstraße 69, D-20097 HAMBURG, Tel. +49 40 23 53 60, Fax. +49 40 23 536 300 Greece: No. 15, 25th March Street, GR 17778 TAVROS/ATHENS, Tel. +30 1 4894 339/239, Fax. +30 1 4814 240 Hungary: see Austria India: Philips INDIA Ltd, Shivsagar Estate, A Block, Dr. Annie Besant Rd. Worli, MUMBAI 400 018, Tel. +91 22 4938 541, Fax. +91 22 4938 722 Indonesia: see Singapore Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000, Fax. +353 1 7640 200 Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007 Italy: PHILIPS SEMICONDUCTORS, Piazza IV Novembre 3, 20124 MILANO, Tel. +39 2 6752 2531, Fax. +39 2 6752 2557 Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108, Tel. +81 3 3740 5130, Fax. +81 3 3740 5077 Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3 750 5214, Fax. +60 3 757 4880

Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905, Tel. +9-5 800 234 7381

Middle East: see Italy

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Tel. +31 40 27 82785, Fax. +31 40 27 88399 New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +64 9 849 4160, Fax. +64 9 849 7811 Norway: Box 1, Manglerud 0612, OSLO, Tel. +47 22 74 8000, Fax. +47 22 74 8341 Philippines: Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474 Poland: UI. Lukiska 10, PL 04-123 WARSZAWA, Tel. +48 22 612 2831, Fax. +48 22 612 2327 Portugal: see Spain Romania: see Italy Russia: Philips Russia, UI. Usatcheva 35A, 119048 MOSCOW, Tel. +7 095 755 6918, Fax. +7 095 755 6919 Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. +65 350 2538, Fax. +65 251 6500 Slovakia: see Austria Slovenia: see Italy South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000, Tel. +27 11 470 5911, Fax. +27 11 470 5494 South America: Rua do Rocio 220, 5th floor, Suite 51, 04552-903 São Paulo, SÃO PAULO - SP, Brazil, Tel. +55 11 821 2333, Fax. +55 11 829 1849 Spain: Balmes 22, 08007 BARCELONA Tel. +34 3 301 6312. Fax. +34 3 301 4107 Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM, Tel. +46 8 632 2000, Fax. +46 8 632 2745 Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Tel. +41 1 488 2686, Fax. +41 1 481 7730 Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1, TAIPEI, Taiwan Tel. +886 2 2134 2865, Fax. +886 2 2134 2874 Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd. 209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260, Tel. +66 2 745 4090, Fax. +66 2 398 0793 Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL, Tel. +90 212 279 2770, Fax. +90 212 282 6707

Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7,

252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461

United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Haves. MIDDLESEX UB3 5BX, Tel. +44 181 730 5000, Fax. +44 181 754 8421

United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. +1 800 234 7381

Uruguay: see South America

Vietnam: see Singapore

Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD, Tel. +381 11 625 344, Fax.+381 11 635 777

For all other countries apply to: Philips Semiconductors, Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

© Philips Electronics N.V. 1997

SCA54

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

547047/1200/03/pp20

Date of release: 1997 Jun 05

Document order number: 9397 750 02184

Let's make things better.

Internet: http://www.semiconductors.philips.com



