INTEGRATED CIRCUITS



Preliminary specification File under Integrated Circuits, IC02 May 1993



TDA4686

FEATURES

- Intended for double line frequency application (100/120 Hz)
- Operates from an 8 V DC supply
- Black level clamping of the colour difference, luminance and RGB input signals with coupling-capacitor DC level storage
- Two analog RGB inputs, selected either by fast switch signals or the I²C-bus; brightness and contrast control of these RGB inputs
- Saturation, contrast, brightness and white adjustment via I²C-bus
- Same RGB output black levels for Y/CD and RGB input signals
- Timing pulse generation from either a 2- or 3-level sandcastle pulse for clamping, vertical synchronization and cut-off timing pulses
- Automatic cut-off control or clamped output selectable via I²C-bus
- Automatic cut-off control with picture tube leakage current compensation
- Cut-off measurement pulses after end of the vertical blanking pulse or end of an extra vertical flyback pulse
- Increased RGB signal bandwidths
- Two switch-on delays to prevent discolouration before steady-state operation
- Average beam current and peak drive limiting
- PAL/SECAM or NTSC matrix selection via I²C-bus
- Emitter-follower RGB output stages to drive the video output stages
- I²C-bus controlled DC output e. g. for hue-adjust of NTSC (multistandard) decoders
- No delay of clamping pulse
- Large luminance, colour difference and RGB bandwidth

GENERAL DESCRIPTION

The TDA4686 is a monolithic, integrated circuit with a luminance and a colour difference interface for video processing in TV receivers. Its primary function is to process the luminance and colour difference signals from a colour decoder which is equipped e.g. with the



multistandard decoder TDA4655 or TDA9160 plus delayline TD4661 and the Picture Signal Improvement (PSI) IC TDA467X or from a Feature Module. The required input signals are:

- luminance and negative colour difference signals
- 2- or 3-level sandcastle pulse for internal timing pulse generation
- I²C-bus data and clock signals for microprocessor control.

Two sets of analog RGB colour signals can also be inserted, e.g. one from a peritelevision connector and the other from an on-screen display generator. The TDA4686 has I²C-bus control of all parameters and functions with automatic cut-off control of the picture tube cathode currents. It provides RGB output signals for the video output stages. The TDA4686 is a simplified, pin compatible (except pin 18) version of the TDA4680. The module address via the I²C-bus can be used for both ICs; where a function is not included in the TDA4686 then the I²C-bus command is not executed. The differences with the TDA4680 are:

- no automatic white level control; the white levels are determined directly by the l²C-bus data
- RGB reference levels for automatic cut-off control are not adjustable via l²C-bus
- no clamping delay
- only contrast and brightness adjust for the RGB input signals
- the measurement lines are triggered either by the trailing edge of the vertical component of the sandcastle pulse or by the trailing edge of an optional external vertical flyback pulse (on pin 18), according to which occurs first.

The TDA4685 is like TDA4686 but intended for normal line frequency application.

TDA4686

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VP	supply voltage (pin 5)	7.2	8.0	8.8	V
I _P	supply current (pin 5)	-	60	-	mA
V _{8(p-p)}	luminance input (peak-to-peak value)	-	0.45	-	V
V _{6(p-p)}	–(B–Y) input (peak-to-peak value)	-	1.33	-	V
V _{7(p-p)}	–(R–Y) input (peak-to-peak value)	-	1.05	-	V
V ₁₄	three-level sandcastle pulse				
	H +V	_	2.5	_	V
	н	_	4.5	_	V
	ВК	_	8.0	_	V
	two-level sandcastle pulse				
	H +V	_	2.5	_	V
	ВК	_	4.5	_	V
Vi	RGB input signals at pins 2, 3, 4, 10, 11 and 12 (black-to-white value)	-	0.7	_	V
V _{o(p-p)}	RGB outputs at pins 24, 22 and 20 (peak-to-peak value)	_	2.0	-	V
T _{amb}	operating ambient temperature	0	-	+70	°C

ORDERING INFORMATION

EXTENDED			PACKAGE	
TYPE NUMBER	PINS	PIN POSITION	MATERIAL	CODE
TDA4686	28	DIL	plastic	SOT117 ⁽¹⁾
TDA4686WP	28	PLCC	plastic	SOT261CG ⁽²⁾

Note

1. SOT117-1; 1996 November 25.

2. SOT261-2; 1996 November 25.

TDA4686

Video processor with automatic cut-off control



TDA4686

PINNING

SYMBOL	PIN	DESCRIPTION
FSW ₂	1	fast switch 2 input
R ₂	2	red input 2
G ₂	3	green input 2
B ₂	4	blue input 2
V _P	5	supply voltage
–(B–Y)	6	colour difference input –(B–Y)
–(R–Y)	7	colour difference input –(R–Y)
Y	8	luminance input
GND	9	ground
R ₁	10	red input 1
G ₁	11	green input 1
B ₁	12	blue input 1
FSW ₁	13	fast switch 1 input
SC	14	sandcastle pulse input
BCL	15	average beam current limiting input

SYMBOL	PIN	DESCRIPTION
C _{PDL}	16	storage capacitor for peak drive limiting
CL	17	storage capacitor for leakage current
V _{FB}	18	vertical flyback pulse input
CI	19	cut-off measurement input
B _O	20	blue output
C _B	21	blue cut-off storage capacitor
G _O	22	green output
C _G	23	green cut-off storage capacitor
R _O	24	red output
C _R	25	red cut-off storage capacitor
HUE	26	hue control output
SDA	27	I ² C-bus serial data input / acknowledge output
SCL	28	I ² C-bus serial clock input





TDA4686

I²C-BUS CONTROL

The I²C-bus transmitter provides the data bytes to select and adjust the following functions and parameters:

- brightness adjust
- saturation adjust
- contrast adjust
- DC output e. g. for hue control
- RGB gain adjust
- peak drive limiting level adjust
- selects either 3-level or 2-level (5 V) sandcastle pulse
- enables cut-off control / enables output clamping
- selects either PAL/SECAM or NTSC matrix
- enables/disables synchronization of the execution of l²C-bus commands with the vertical blanking interval
- enables Y-CD, RGB1 or RGB2 input.

I²C-BUS TRANSMITTER AND DATA TRANSFER

I²C-bus specification

The I²C-bus is a bi-directional, two-wire, serial data bus for intercommunication between ICs in an equipment. The microcontroller transmits data to the I²C-bus receiver in the TDA4686 over the serial data line SDA (pin 27) synchronized by the serial clock line SCL (pin 28). Both lines are normally connected to a positive voltage supply through pull-up resistors. Data is transferred when the SCL line is LOW. When SCL is HIGH the serial data line SDA must be stable. A HIGH-to-LOW transition of the SDA line when SCL is HIGH is defined as a start bit. A LOW-to-HIGH transition of the SDA line when SCL is HIGH is defined as a start bit. HIGH is defined as a stop bit. Each transmission must start with a start bit and end with a stop bit. The bus is busy after a start bit and is only free again after a stop bit has been transmitted.







I²C-bus receiver

(microcontroller write mode) Each transmission to the l^2 C-bus receiver consists of at least three bytes following the start bit. Each byte is acknowledged by an acknowledge bit immediately following each byte. The first byte is the Module ADdress (MAD) byte, also called slave address byte. This includes the module address, 1000100₂ for the TDA4686. The TDA4686 is a slave receiver (R/W = 0), therefore the module address byte is 10001000₂ (88 Hex), see Fig.4.

The length of a data transmission is unrestricted, but the module address and the correct sub-address must be transmitted before the data byte(s). The order of data transmission is shown in Fig.5 and Fig.6. Without auto-increment (BREN = 0 or 1) the Module ADdress (MAD) byte is followed by a Sub-ADdress (SAD) byte and one data byte only (Fig.5).

Auto-increment

The auto-increment format enables guick slave receiver initialization by one transmission, when the I²C-bus control bit BREN = 0 (see control register bits of Table 1). If BREN = 1 auto-increment is not possible. If the auto-increment format is selected, the MAD byte is followed by an SAD byte and by the data bytes of consecutive sub-addresses (Fig.6). All sub-addresses from 00 to 0F are automatically incremented, the sub-address counter wraps round from 0F to 00. Reserved sub-addresses 07. 08. 09. 0B. 0E and 0F are treated as legal but have no effect. Sub-addresses outside the range 00 and 0F are not acknowledged by the device. The sub-addresses are stored in the TDA4686 to address the following parameters and functions, see Table 1:

- brightness adjust
- saturation adjust
- contrast adjust
- hue control voltage
- RGB gain adjust
- · peak drive limiting adjust
- control register functions.

The data bytes (D7-D0 of Table 1) provide the data of the parameters and functions for video processing.

Control register 1

NMEN (NTSC-Matrix ENable):

- 0 = PAL/SECAM matrix
- 1 = NTSC matrix.

BREN (Buffer Register ENable):

0 = new data is executed as soon as it is received

1 = data is stored in buffer registers and is transferred to the data registers during the next vertical blanking interval.

The I²C-bus receiver does not accept any new data until this data is transferred into the data registers.

SC5 (SandCastle 5 V):

- 0 = 3-level sandcastle pulse
- 1 = 2-level (5 V) sandcastle pulse.

Control register 2

FSON2 - Fast Switch 2 ON FSDIS2 - Fast Switch 2 DISable FSON1 - Fast Switch 1 ON FSDIS1 - Fast Switch 1 DISable The RGB input signals are selected by FSON2 and FSON1 or FSW₂ and FSW₁:

- FSON2 has priority over FSON1;
- FSW₂ has priority over FSW₁;
- FSDIS1 and FSDIS2 disable FSW₁ and FSW₂ (see Table 2).

BCOF - Black level Control OFf:

0 = automatic cut-off control enabled

1 = automatic cut-off control disabled; RGB outputs are clamped to fixed DC levels.

When the supply voltage has dropped below approximately 6.0 V (usually occurs when the TV receiver is switched on or the supply voltage is interrupted) all data and function bits are set to 01_{Hex} .

TDA4686

FUNCTION	SAD	MSB			DATA	BYTE			LSB
FUNCTION	(HEX)	7	6	5	4	3	2	1	0
Brightness	00	0	0	A05	A04	A03	A02	A01	A00
Saturation	01	0	0	A15	A14	A13	A12	A11	A10
Contrast	02	0	0	A25	A24	A23	A22	A21	A20
Hue control voltage	03	0	0	A35	A34	A33	A32	A31	A30
Red gain	04	0	0	A45	A44	A43	A42	A41	A40
Green gain	05	0	0	A55	A54	A53	A52	A51	A50
Blue gain	06	0	0	A65	A64	A63	A62	A61	A60
Reserved	07	0	0	х	x	x	х	х	х
Reserved	08	0	0	х	x	x	х	х	х
Reserved	09	0	0	х	x	x	х	х	х
Peak drive limit	0A	0	0	AA5	AA4	AA3	AA2	AA1	AA0
Reserved	0B	х	х	х	x	x	х	х	х
Control register 1	0C	SC5	х	BREN	x	NMEN	х	х	х
Control register 2	0D	х	х	х	BCOF	FSDIS2	FSON2	FSDIS1	FSON1
Reserved	0E	х	х	х	x	x	х	х	х
Reserved	0F	х	х	х	x	x	х	х	х

 Table 1
 Sub-address (SAD) and data bytes.

Note to Table 1

1. X is 'don't care', but for software compatibility with other or future video ICs it is recommended to set all 'X' to '0'.

 Table 2
 Signal input selection by the fast source switches.

l ²	C-BUS CO	NTROL BIT	S	ANALOG SWI	TCH SIGNALS	INPU	JT SELECT	ED
FSON2	FSDIS2	FSON1	FSDIS1	FSW ₂ (pin 1)	FSW ₁ (pin 13)	RGB₂	RGB₁	Y/ CD
L	L	L	L	L	L			ON
				L	Н		ON	
				н	Х	ON		
L	L	L	Н	L	Х			ON
				н	Х	ON		
L	L	Н	Х	L	Х		ON	
				н	Х	ON		
L	Н	L	L	Х	L			ON
				X	Н		ON	
L	Н	L	Н	Х	Х			ON
L	Н	Н	Х	Х	Х		ON	
Н	Х	Х	Х	Х	Х	ON		

Note to Table 2

1. Where L is a logic LOW (< 0.4 V), H is a logic HIGH (> 0.9 V), X is 'don't care' and ON is the selected input signal.

TDA4686

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V _P	supply voltage (pin 5)	_	8.8	V
VI	input voltage (pins 1 to 8, 10 to 13, 16, 21, 23, and 25	-0.1	VP	V
	input voltage (pins 15, 18 and 19)	-0.7	V _P + 0.7	V
	input voltage (pins 27 and 28)	-0.1	8.8	V
V ₁₄	sandcastle pulse voltage	-0.7	V _p + 5.8	V
I _{AV}	average current (pins 20, 22 and 24)	-10	4	mA
I _M	peak current (pins 20, 22 and 24)	-20	4	mA
I ₂₆	output current	-8	0.6	mA
T _{stg}	storage temperature	-20	+150	°C
T _{amb}	operating ambient temperature	0	+70	°C
P _{tot}	total power dissipation			
	SOT117	-	1.2	W
	SOT261CG	-	1.0	W

TDA4686

Video processor with automatic cut-off control



TDA4686

CHARACTERISTICS

All voltages are measured in test circuit of Fig.8 with respect to GND (pin 9); V_P = 8.0 V; T_{amb} = +25 °C:

- at nominal signal amplitudes (black-to-white) at output pins 24, 22 and 20,

- at nominal settings of brightness, contrast, saturation and white level control,

- without beam current or peak drive limiting; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
VP	supply voltage (pin 5)		7.2	8.0	8.8	V
l _Ρ	supply current (pin 5)		_	60	_	mA
Colour dif	ference inputs	•				
V _{6(p-p)}	–(B–Y) input (peak-to-peak value)	notes 1 and 2	_	1.33	_	V
V _{7(p-p)}	–(R–Y) input (peak-to-peak value)	notes 1 and 2	_	1.05	-	V
V _{6,7}	internal DC bias voltage	at black level clamping	-	4.1	-	V
I _{6, 7}	input current	during line scan	_	_	±0.1	μA
		at black level clamping	±100	_	-	μA
R _{6,7}	input resistance		10	_	_	MΩ
Luminanc	e/sync (VBS)					
V _{i(p-p)}	luminance input at pin 8 (peak-to-peak value)	note 2	_	0.45	-	V
V ₈	internal DC bias voltage	at black level clamping	-	4.1	-	V
I ₈	input current	during line scan	_	-	±0.1	μA
		at black level clamping	±100	-	-	μA
R ₈	input resistance		10	-	_	MΩ
R_1 , G_1 and	d B ₁ inputs			·	-	
V _{i(p-p)}	black-to-white input signals at pins 10, 11 and 12 (peak-to-peak value)	note 2	-	0.7	-	V
V _{10/11/12}	internal DC bias voltage	at black level clamping	-	5.7	-	V
I _{10/11/12}	input current	during line scan	_	-	±0.1	μA
		at black level clamping	±100	-	-	μA
R _{10/11/12}	input resistance		10	_	_	MΩ
R ₂ , G ₂ and	B ₂ inputs					
V _{i(p-p)}	black-to-white input signals at pins 2, 3 and 4 (peak-to-peak value)	note 2	-	0.7	-	V
V _{2/3/4}	internal DC bias voltage	at black level clamping	-	5.7	-	V
I _{2/3/4}	input current	during line scan	_	-	±0.1	μA
		at black level clamping	±100	-	-	μA
R _{2/3/4}	input resistance		10	_	_	MΩ

$\begin{array}{ c c c c c } \Delta t & \mbox{difference between transit times} & - & - & 10 & \mbox{ns} \\ \hline \mbox{for signal switching and signal insertion} & - & - & 10 & \mbox{ns} \\ \hline \mbox{Fast signal switch FSW2 to select Y, CD / R_1, G_1, B_1 or R_2, G_2, B_2 inputs} \\ \hline \mbox{control bits FSDIS2, FSON2 (see Table 2)} \\ \hline \mbox{V_1} & \mbox{voltage to select Y, CD/R_1, G_1, B_1} & - & - & 0.4 & V \\ \hline \mbox{voltage range to select R_2, G_2, B_2} & 0.9 & - & 5.0 & V \\ \hline \mbox{R_1} & \mbox{internal resistance to ground} & - & 4.0 & - & \mbox{k}\Omega \\ \hline \mbox{At} & \mbox{difference between transit times for} & - & - & 10 & \mbox{ns} \\ \hline \mbox{signal switching and signal insertion} & - & - & 10 & \mbox{ns} \\ \hline \mbox{Saturation adjust} \\ \mbox{acts on -(R-Y) and -(B-Y) signals under I^2C-bus control,} \\ \mbox{sub-address 01_{Hex} (bit resolution 1.5% of maximum saturation);} \\ \mbox{data byte 3F_{Hex} for maximum saturation} \\ \mbox{data byte 3F_{Hex} for nominal saturation} \\ \mbox{data byte 00_{Hex} for nominal saturation} \\ \mbox{data byte 00_{Hex} for nominal suturation} \\ \mbox{data byte 00_{Hex} for nominal suturation} \\ \mbox{data byte 3F_{Hex} for nominal contrast} \\ \mbox{data byte 3F_{Hex} for no$	SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT	
NTSC matrix control bit NMEN = 1 i Fast signal switch FSW1 to select Y, CD or R1, G1, B1 inputs control bits FSDIS1, FSON1 (see Table 2) V13 voltage to select Y and CD - - 0.4 V voltage to select Y and CD - - 0.4 V voltage to select Y, GD, B1 0.9 - 5.0 V R13 internal resistance to ground - 4.0 - kQ At difference between transit times - - 10 ns for signal switch FSW2 to select Y, CD / R1, G1, B1 or R2, G2, B2 inputs - - 0.4 V control bits FSDIS2, FSON2 (see Table 2) V1 voltage to select R2, G2, B2 0.9 - 5.0 V N1 internal resistance to ground - - 0.4 V voltage to select Y, CD/R1, G1, B1 or R2, G2, B2 inputs - 10 ns Saturation adjust acts on -(R-V) and -(B-V) Signals under I ² C-bus control, sub-address O1 _{Has} (bit resolution 1.5% of maximum saturation); data byte O0 _{Hex} for minimum saturation - 5 - dB Contrast adjust acts on internal RGB signal	PAL/SECA	AM and NTSC matrix (note 3)	ł	1		- I	1	
Fast signal switch FSW ₁ to select Y, CD or R ₁ , G ₁ , B ₁ inputs control bits FSDIS1, FSON1 (see Table 2) V ₁₃ voltage to select Y and CD - - 0.4 V R ₁₃ internal resistance to ground - 4.0 - k20 A1 difference between transit times for signal switch FSW ₂ to select Y, CD / R ₁ , G ₁ , B ₁ or R ₂ , G ₂ , B ₂ inputs - 10 ns Fast signal switch FSW ₂ to select Y, CD / R ₁ , G ₁ , B ₁ or R ₂ , G ₂ , B ₂ inputs control bits FSDIS2, FSON2 (see Table 2) V1 voltage to select Y, CD/R ₁ , G ₁ , B ₁ - - 0.4 V voltage range to select Y, CD/R ₁ , G ₁ , B ₁ - - 0.4 V voltage range to select Y, CD/R ₁ , G ₁ , B ₁ - - 0.4 V voltage range to select Y, CD/R ₁ , G ₁ , B ₁ - - 10 ns signal switch FSW ₂ to select Y, CD/R ₁ , G ₁ , B ₁ - - 0.4 V voltage range to select R ₂ , G ₂ , B ₂ 0.9 - 5.0 V R1 internal resistance to ground - - 5.0		PAL/SECAM matrix	control bit NMEN = 0					
$ \begin{array}{ c c c c c } \mbox{control bits FSDIS1, FSON1 (see Table 2) \\ \hline V_{13} & voltage to select Y and CD & - & - & 0.4 & V \\ \hline voltage range to select Y, and CD & - & 4.0 & - & 4.0 \\ \hline R_{13} & internal resistance to ground & - & - & 10 & ns \\ \hline for signal switching and signal insertion & - & - & 10 & ns \\ \hline for signal switch FSW to select Y, CD / R_1, G_1, B_1 or R_2, G_2, B_2 inputs \\ \hline for signal switch FSW (see Table 2) \\ \hline V_1 & voltage to select Y, CD / R_1, G_1, B_1 & - & - & 0.4 & V \\ \hline voltage range to select R_2, G_2, B_2 & 0.9 & - & 5.0 & V \\ \hline R_1 & internal resistance to ground & - & 4.0 & - & K\Omega \\ \hline difference between transit times for \\ \hline signal switching and signal insertion & - & - & 10 & ns \\ \hline signal switching and signal insertion & - & - & 10 & ns \\ \hline signal switching and signal insertion & - & - & 10 & ns \\ \hline signal switching and signal insertion & - & - & 10 & ns \\ \hline signal switching and signal insertion & - & - & 10 & ns \\ \hline signal switching and signal insertion & - & - & 0.4 & V \\ \hline voltage range to select P_2, C_2, B_2 & 0.9 & - & 5.0 & V \\ \hline R_1 & internal resistance to ground & - & 4.0 & - & K\Omega \\ \hline \Delta t & difference between transit times for signal switching and signal insertion & - & - & 10 & ns \\ \hline signal switching and signal insertion & - & - & 10 & ns \\ \hline signal switching and signal insertion & - & - & 10 & ns \\ \hline signal switching and signal insertion & - & - & 0.4 & W \\ \hline \Delta tab byte 23_{Hex} for maximum saturation \\ \hline data byte 24_{Hex} for maximum saturation \\ \hline data byte 34_{Hex} for maximum contrast \\ \hline data byte 34_{Hex} for maximum brightness \\ \hline data byte 34_{Hex} for maximum $		NTSC matrix	control bit NMEN = 1					
voltage range to select R1, G1, B10.9-5.0VR13internal resistance to ground-4.0-kΩ Δt difference between transit times for signal switch FSW2 to select Y, CD / R1, G1, B1 or R2, G2, B2 inputs10nsFast signal switch FSW2 to select Y, CD / R1, G1, B1 or R2, G2, B2 inputscontrol bits FSDIS2, FSON2 (see Table 2)V1voltage to select R2, G2, B20.9-5.0VR1internal resistance to ground-4.0-kΩ Δt difference between transit times for signal switching and signal insertion-10nsSaturation adjustacts on -(R-Y) and -(B-Y) signals under I²C-bus control, sub-address 01 _{Hex} (bit resolution 1.5% of maximum saturation); 	-		, B ₁ inputs				_1	
R13 internal resistance to ground - 4.0 - kΩ Δt difference between transit times for signal switching and signal insertion - - 10 ns Fast signal switching and signal insertion - - - 10 ns Fast signal switch FSDIS2, FSON2 (see Table 2) V.1 voltage to select Y, CD/R1, G1, B1 - - 0.4 V voltage to select Y, CD/R1, G1, B1 - - 4.0 - kΩ Δt difference between transit times for signal switching and signal insertion - 4.0 - kΩ Δt difference between transit times for signal switching and signal insertion - - 10 ns Saturation adjust acts on -(R-Y) and -(B-Y) signals under l ² C-bus control, sub-address 01 _{Hex} (bit resolution 1.5% of maximum saturation); data byte 30 _{Hex} for nominal saturation at 23_{Hex} - 5 - dB Contrast adjust acts on internal RGB signals under l ² C-bus control, sub-address 02 _{Hex} (bit resolution 1.5% of maximum contrast); data byte 30 _{Hex} for nominal contrast at 22_{Hex} - 5 - dB Fightness Ge contrast below maximum con	V ₁₃	voltage to select Y and CD		-	-	0.4	V	
Δt difference between transit times for signal switching and signal insertion - - - 10 ns Fast signal switching and signal insertion - - - 10 ns Fast signal switching and signal insertion - - - 10 ns Fast signal switching and signal insertion - - - 0.4 V V1 Voltage to select Y, CD/R ₁ , G ₁ , B ₁ - - - 0.4 V V1 voltage range to select R ₂ , G ₂ , B ₂ 0.9 - 5.0 V R1 internal resistance to ground - - - 10 ns signal switching and signal insertion - - 0.4 V Staturation adjust acts on (R-Y) and (-B-Y) signals under l ² C-bus control, sub-address 01 _{Hex} (bit resolution 1.5% of maximum saturation) - 5 - dB data byte 07 _{Hex} for nominal saturation data byte 3F _{Hex} for maximum saturation at 23 _{Hex} - 5 - dB continstradlas ignal sunder l		voltage range to select R ₁ , G ₁ , B ₁		0.9	-	5.0	V	
for signal switching and signal insertionImage: control bits FSDIS2, FSON2 (see Table 2)Fast signal switch FSW2 to select Y, CD / R1, G1, B1 or R2, G2, B2 inputsvoltage to select Y, CD/R1, G1, B1 interval resistance to ground0.4Vvoltage to select Y, CD/R1, G1, B1 interval resistance to ground-4.0-KQA1 interval resistance to ground-4.0-KQA1 difference between transit times for signal switching and signal insertion-10nsSaturation adjustacts on -(R-Y) and -(B-Y) signals under I²C-bus control, sub-address 01 _{Hex} (for resolution 1.5% of maximum saturation); data byte 03 _{Hex} for nominal saturationdata byte 00 _{Hex} for minimum saturationdata byte 23 _{Hex} for nominal saturationdata byte 23 _{Hex} for nominal saturationdata byte 00 _{Hex} for minimum saturationdata byte 23 _{Hex} for nominal saturationdata byte 3F _{Hex} for maximum contrastdata byte 3F _{Hex} for maximum contrastdata byte 3F _{Hex} for maximum contrastdata byte 00 _{Hex} for minimum contrastdata byte 22 _{Hex} for nominal contrastdata byte 22 _{Hex} for nominal contrastdata byte 22 _{Hex} for nominal contrastdata byte 20 _{Hex} (bit resolution 1.5% of maximum contrast);data byte 00 _{Hex} for maximum contrastdata byte 00 _{Hex} (bit resolution 1.5% of maximum contrast); <td colsp<="" td=""><td>R₁₃</td><td>internal resistance to ground</td><td></td><td>-</td><td>4.0</td><td>-</td><td>kΩ</td></td>	<td>R₁₃</td> <td>internal resistance to ground</td> <td></td> <td>-</td> <td>4.0</td> <td>-</td> <td>kΩ</td>	R ₁₃	internal resistance to ground		-	4.0	-	kΩ
$ \begin{array}{c c c c c c } \mbox{control bits FSDIS2, FSON2 (see Table 2) } \\ \hline V_1 & voltage to select Y, CD/R_1, G_1, B_1 & - & - & 0.4 & V \\ \hline voltage range to select R_2, G_2, B_2 & 0.9 & - & 5.0 & V \\ \hline R_1 & internal resistance to ground & - & 4.0 & - & K\Omega \\ \hline \Delta t & difference between transit times for signal switching and signal insertion \\ \hline signal switching and signal insertion \\ \hline Saturation adjust \\ acts on -(R-Y) and -(B-Y) signals under I2C-bus control, \\ sub-address 01_{Hex} (bit resolution 1.5% of maximum saturation); \\ data byte 3F_{Hex} for maximum saturation \\ data byte 23_{Hex} for rominal saturation \\ data byte 20_{Hex} for minimum saturation \\ \hline data byte 3F_{Hex} for maximum contrast \\ \hline data byte 3F_{Hex} for maximum contrast \\ data byte 3F_{Hex} for minimum contrast \\ \hline data byte 3F_{Hex} for minimum contrast \\ \hline data byte 3F_{Hex} for nominal contrast \\ \hline data byte 00_{Hex} for minimum contrast \\ \hline d_c & contrast below maximum \\ \hline d_c & contrast below maximum \\ \hline d_c & contrast below maximum brightness; \\ data byte 00_{Hex} for minimum brightness \\ \hline d_{ata} byte 3F_{Hex} for maximum brightness \\ \hline d_{ata} byte 3F_{Hex} for maximum brightness \\ \hline d_{br} & black level shift of nominal signal \\ \hline d_{pr} & black level shift of nominal signal \\ \hline d_{pr} & black level shift of nominal signal \\ \hline d_{pr} & black level shift of nominal signal \\ \hline d_{pr} & black level shift of nominal signal \\ \hline d_{pr} & black level shift of nominal signal \\ \hline d_{pr} & black level shift of nominal signal \\ \hline d_{pr} & black level shift of nominal signal \\ \hline d_{pr} & black level shift of nominal signal \\ \hline d_{pr} & black level shift of nominal signal \\ \hline d_{pr} & black level$	Δt			-	-	10	ns	
voltage range to select R_2, G_2, B_2 0.9-5.0V R_1 internal resistance to ground-4.0- $k\Omega$ Δt difference between transit times for signal switching and signal insertion10nsSaturation adjust acts on -(R-Y) and -(B-Y) signals under l ² C-bus control, sub-address 01 _{Hex} (bit resolution 1.5% of maximum saturation); data byte 37 _{Hex} for maximum saturation data byte 37 _{Hex} for maximum saturation data byte 00 _{Hex} for minimum saturation data byte 23 _{Hex} for nominal saturation data byte 23 _{Hex} for nominal saturation data byte 31 _{Hex} for maximum contrast data byte 31 _{Hex} (bit resolution 1.5% of maximum contrast); data byte 31 _{Hex} for maximum contrast data byte 32 _{Hex} for nominal contrast data byte 32 _{Hex} for nominal contrast data byte 31 _{Hex} for maximum contrast data byte 31 _{Hex} for maximum contrast data byte 32 _{Hex} for nominal contrast data byte 34 _{Hex} for maximum brightness; sub-address 04 _{Hex} for maximum brightness; data byte 34 _{Hex} for maximum brightness 	-		B_1 or R_2 , G_2 , B_2 inputs					
R1internal resistance to ground-4.0-kΩ Δt difference between transit times for signal switching and signal insertion10nsSaturation adjust acts on -(R-Y) and -(B-Y) signals under I²C-bus control, sub-address 01 _{Hex} (bit resolution 1.5% of maximum saturation); data byte 3F _{Hex} for nominal saturation data byte 00 _{Hex} for minimum contrast data byte 3F _{Hex} for maximum contrast data byte 22 _{Hex} for nominal contrast data byte 00 _{Hex} for minimum brightness data byte 00 _{Hex} for minimum brightness-5-dBBrightness data byte 00_Hex data byte 00_Hex-5% of maximum brightness data by	V ₁	voltage to select Y, CD/R ₁ , G ₁ , B ₁		-	-	0.4	V	
$ \begin{array}{ c c c c c } \Delta t & \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$		voltage range to select R ₂ , G ₂ , B ₂		0.9	-	5.0	V	
signal switching and signal insertionImage: signal switching and signal insertionSaturation adjustacts on $-(R-Y)$ and $-(B-Y)$ signals under I ² C-bus control, sub-address 01 _{Hex} (bit resolution 1.5% of maximum saturation); data byte 37 _{Hex} for maximum saturation data byte 00 _{Hex} for minimum saturation data byte 00 _{Hex} for minimum saturationdssaturation below maximumat 23 _{Hex} -5-dBContrast adjustacts on internal RGB signals under I ² C-bus control, sub-address 02 _{Hex} (bit resolution 1.5% of maximum contrast); data byte 37 _{Hex} for maximum contrast data byte 37 _{Hex} for minimum contrast data byte 38 _{Hex} for nominal contrast data byte 00 _{Hex} for minimum contrast data byte 38 _{Hex} for nominal contrast data byte 38 _{Hex} for nominal contrast data byte 38 _{Hex} for minimum contrast data byte 38 _{Hex} for maximum-5-dBBrightness adjustacts on internal RGB signals under I ² C-bus control, sub-address 09 _{Hex} (bit resolution 1.5% of maximum brightness); data byte 38 _{Hex} for nominal contrast data byte 38 _{Hex} for nominal brightness data byte 38 _{Hex} for nominal brightness data byte 38 _{Hex} for nominal brightness data byte 36 _{Hex} for nominal brightness data byte 36 _{Hex} for nominal brightness data byte 36 _{Hex} for maximum brightness data byte 36 _{Hex} for maximum brightness data byte 30 _{Hex} for maximum brightness data byte 30 _{Hex} for maximum brightness data byte 30 _{Hex} for maximum brightness-30-%	R ₁	internal resistance to ground		-	4.0	-	kΩ	
$\begin{array}{c c c c c c c } acts on -(R-Y) and -(B-Y) signals under I^2C-bus control, \\ sub-address 01_{Hex} (bit resolution 1.5% of maximum saturation); \\ data byte 3F_{Hex} for maximum saturation \\ data byte 23_{Hex} for nominal saturation \\ data byte 00_{Hex} for minimum saturation \\ \hline d_s & aturation below maximum & at 23_{Hex} & - & 5 & - & dB \\ \hline at 00_{Hex}; f = 100 \text{ kHz} & - & 50 & - & dB \\ \hline Contrast adjust & & & & & & & & \\ \hline contrast adjust & & & & & & & & \\ \hline contrast adjust & & & & & & & & & \\ \hline contrast on internal RGB signals under I^2C-bus control, \\ sub-address 02_{Hex} (bit resolution 1.5% of maximum contrast); \\ data byte 3F_{Hex} for maximum contrast \\ data byte 3F_{Hex} for nominal contrast \\ data byte 2H_{ex} for nominal contrast \\ data byte 00_{Hex} for minimum contrast \\ data byte 3F_{Hex} for maximum brightness); \\ data byte 3F_{Hex} for maximum brightness \\ data byte 3F_{Hex} for maximum brightness \\ data byte 3F_{Hex} for maximum brightness \\ data byte 00_{Hex} for minimum brightness \\ data byte 00_{Hex} for minimum brightness \\ data byte 00_{Hex} for maximum brightness \\ data byte 00_{Hex} for minimum brightness \\ data byte 00_{Hex} for minimum brightness \\ data byte 00_{Hex} for maximum brightness \\ data byte 00_{Hex} for minimum brightness \\ data byte 00_{Hex} for m$	Δt			-	-	10	ns	
$\begin{tabular}{ c c c c c c } \hline tilty & til$	data byte 2	23 _{Hex} for nominal saturation						
$ \begin{array}{c c c c c c c c c c } \hline \textbf{Contrast adjust} & & & & & & & & & & & & & & & & & & &$	ds	saturation below maximum	at 23 _{Hex}	-	5	-	dB	
acts on internal RGB signals under l ² C-bus control, sub-address 02_{Hex} (bit resolution 1.5% of maximum contrast); data byte $3F_{Hex}$ for maximum contrast data byte 22_{Hex} for nominal contrast data byte 00_{Hex} for minimum contrastat 22_{Hex} $ 5$ $ dB$ dccontrast below maximumat 22_{Hex} $ 5$ $ dB$ drcontrast below maximumat 22_{Hex} $ 22$ $ dB$ Brightness adjustacts on internal RGB signals under l ² C-bus control, sub-address 00_{Hex} (bit resolution 1.5% of maximum brightness); data byte $3F_{Hex}$ for maximum brightness data byte 26_{Hex} for nominal brightness data byte 00_{Hex} for minimum brightnessat $3F_{Hex}$ $ 30$ $ \%$ dbrblack level shift of nominal signal amplitude referred to cut-offat $3F_{Hex}$ $ 30$ $ \%$			at 00 _{Hex} ; f = 100 kHz	-	50	-	dB	
sub-address 02 _{Hex} (bit resolution 1.5% of maximum contrast); data byte 3F _{Hex} for maximum contrast data byte 22 _{Hex} for minimum contrast data byte 00 _{Hex} for minimum contrast dc contrast below maximum at 22 _{Hex} - 5 - dB at 00 _{Hex} - 22 - dB Brightness adjust acts on internal RGB signals under I ² C-bus control, sub-address 00 _{Hex} (bit resolution 1.5% of maximum brightness); data byte 3F _{Hex} for maximum brightness data byte 26 _{Hex} for nominal brightness data byte 26 _{Hex} for minimum brightness data byte 00 _{Hex} for minimum brightness	Contrast a	adjust		•		•		
Brightness adjust acts on internal RGB signals under I ² C-bus control, sub-address 00 _{Hex} (bit resolution 1.5% of maximum brightness); data byte 3F _{Hex} for maximum brightness data byte 26 _{Hex} for nominal brightness data byte 00 _{Hex} for minimum brightness d _{br} black level shift of nominal signal amplitude referred to cut-off at 3F _{Hex} - 30 - %	sub-addres data byte 3 data byte 2 data byte 0	ss 02 _{Hex} (bit resolution 1.5% of maximum of BF _{Hex} for maximum contrast 22 _{Hex} for nominal contrast 00 _{Hex} for minimum contrast	at 22 _{Hex}	-		-	dB	
acts on internal RGB signals under I ² C-bus control, sub-address 00 _{Hex} (bit resolution 1.5% of maximum brightness); data byte 3F _{Hex} for maximum brightness data byte 26 _{Hex} for nominal brightness data byte 00 _{Hex} for minimum brightness			at 00 _{Hex}	-	22	-	dB	
sub-address 00 _{Hex} (bit resolution 1.5% of maximum brightness); data byte 3F _{Hex} for maximum brightness data byte 26 _{Hex} for nominal brightness data byte 00 _{Hex} for minimum brightness d _{br} black level shift of nominal signal amplitude referred to cut-off at 3F _{Hex} - 30 - % at 00 _{Hex} 50 - %	Brightnes	s adjust						
$ d_{br} \qquad \qquad black level shift of nominal signal amplitude referred to cut-off \qquad \qquad at 3F_{Hex} \qquad - \qquad 30 \qquad - \qquad \% \\ at 00_{Hex} \qquad - \qquad -50 \qquad - \qquad \% $	sub-addres data byte 3 data byte 2	ss 00 _{Hex} (bit resolution 1.5% of maximum b BF _{Hex} for maximum brightness 26 _{Hex} for nominal brightness	orightness);					
amplitude referred to cut-off at 00 _{Hex} – – –50 – %			at 3F _{Hex}	-	30	_	%	
	-	amplitude referred to cut-off		-	-50	-	%	

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
sub-addres data byte 3 data byte 1	entiometers, under I ² C-bus control, sses 04 _{Hex} (red), 05 _{Hex} (green) and 0.6 _{Hex} BF _{Hex} for maximum gain 19 _{Hex} for nominal gain 00 _{Hex} for minimum gain	(blue); note 4.				
ΔG_v	relative to nominal gain:					
	increase of gain	at 3F _{Hex}	_	50	_	%
	decrease of gain	at 00 _{Hex}	-	50	-	%
•	uts pins 24, 22 and 20 oing output signals; peak drive limiter set =	= 3F _{Hex}); note 5.				
V _{o(b-w)}	nominal output signal amplitudes (black-to-white value)		-	2	-	V
	maximum output signal amplitudes (black-to-white value)		3.0	-	-	V
ΔV_{o}	spread between RGB output signals		-	-	10	%
Vo	minimum output voltages		_	-	0.8	V
	maximum output voltages		6.8	_	-	V
V _{24, 22, 20}	voltage of cut-off measurement line	BCOF = 1 (output clamping)	2.3	2.5	2.7	V
l _{int}	internal current sources		-	5.0	-	mA
Ro	output resistance		-	20	-	Ω
Frequency	y response (measured with 10 M Ω , 30 pF	external load)				
d	frequency response of Y path (from pin 8 to pins 24, 22, 20)	f = 14 MHz	-	-	3	dB
	frequency response of CD path (from pins 7 to 24 and 6 to 20)	f = 12 MHz	-	-	3	dB
	frequency response of RGB ₁ path (from pins 10 to 24, 11 to 22 and 12 to 20)	f = 22 MHz	-	-	3	dB
	frequency response of RGB ₂ path (from pins 2 to 24, 3 to 22 and 4 to 20)	f = 22 MHz	-	-	3	dB
	e pulse detector (control bit SC5 = 0) ; notes 6 and 7					
V ₁₄	required voltage range					
	for H and V blanking pulses		2.0	2.5	3.0	V
	for H pulses (line count)		4.0	4.5	5.0	V
	for burst key pulses (clamping)		7.6	-	V _P + 5.8	V
	e pulse detector (control bit SC5 = 1) notes 6 and 7					
V ₁₄	required voltage range		2.0	2.5	2.0	
	for H and V blanking pulses		2.0	2.5	3.0	V
	for burst key pulses		4.0	4.5	V _P +5.8	V

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Sandcast	le pulse detector					_!
I ₁₄	output current	V ₁₄ = 0 V	-	-	-100	μA
t _d	leading edge delay of the clamping pulse		-	0	-	μs
VFB (note	7)					-
V ₁₈	vertical flyback pulse	for LOW	_	_	2.5	V
		for HIGH	4.5	_	_	V
	internal voltage	pin 18 open-circuit; note 8	-	5.0	-	V
I ₁₈	input current		-	-	5	μA
Average b	beam current limiting (note 9)					-
V _{c(15)}	contrast reduction starting voltage		_	4.0	-	V
$\Delta V_{c(15)}$	voltage difference for full contrast reduction		-	-2.0	-	V
V _{br(15)}	brightness reduction starting voltage		-	2.5	_	V
$\Delta V_{br(15)}$	voltage difference for full brightness reduction		-	-1.6	-	V
V _{20/22/24}	level for minimum RGB outputs	at byte 00 _{Hex}	_	_	3.0	V
	ntrol, sub-address 0A _{Hex}				1	
v 20/22/24	level for maximum RGB outputs	at byte 3F _{Hex}	7.0	_	5.0	V
I ₁₆	charge current		-	_1	_	μΑ
10	discharge current	during peak white	_	5	_	
V ₁₆	internal voltage limitation		4.5	_		·
V _{c(16)}					_	mA
	contrast reduction starting voltage		_	4.0	-	·
$\Delta V_{c(16)}$	contrast reduction starting voltage voltage difference for full contrast reduction		-		- - -	mA V
$\Delta V_{c(16)}$	voltage difference for full contrast		_	4.0	_	mA V V
	voltage difference for full contrast reduction		-	4.0 -2.0	-	mA V V V
$\frac{\Delta V_{c(16)}}{V_{br(16)}}$	voltage difference for full contrast reduction brightness reduction starting voltage voltage difference for full brightness reduction cut-off control (notes 7, 11, 12 and 13)		-	4.0 -2.0 2.5	-	mA V V V V
$\frac{\Delta V_{c(16)}}{V_{br(16)}}$ $\frac{\Delta V_{br(16)}}{Automatic}$	voltage difference for full contrast reduction brightness reduction starting voltage voltage difference for full brightness reduction cut-off control (notes 7, 11, 12 and 13)		-	4.0 -2.0 2.5	-	mA V V V V
$\begin{array}{c} \Delta V_{c(16)} \\ \hline \\ V_{br(16)} \\ \Delta V_{br(16)} \\ \end{array}$ Automatic see Fig.10	voltage difference for full contrast reduction brightness reduction starting voltage voltage difference for full brightness reduction cut-off control (notes 7, 11, 12 and 13)		-	4.0 -2.0 2.5 -1.6	-	mA V V V V
$\Delta V_{c(16)}$ $V_{br(16)}$ $\Delta V_{br(16)}$ Automatic see Fig.10 V_{19}	voltage difference for full contrast reduction brightness reduction starting voltage voltage difference for full brightness reduction cut-off control (notes 7, 11, 12 and 13) external voltage		-	4.0 -2.0 2.5 -1.6	- - - Vp-1.4	mA V V V V V V V V V V V V V V
$\begin{array}{c} \Delta V_{c(16)} \\ \hline \\ V_{br(16)} \\ \Delta V_{br(16)} \\ \hline \\ \textbf{Automatic} \\ see \ Fig.10 \\ \hline \\ V_{19} \\ \end{array}$	voltage difference for full contrast reduction brightness reduction starting voltage voltage difference for full brightness reduction cut-off control (notes 7, 11, 12 and 13) external voltage output current	switch-on delay 1	- - - - - -	4.0 -2.0 2.5 -1.6	- - - Vp-1.4	mA V V V V V V V V V V V V V μA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V ₁₉	voltage threshold for picture tube cathode warm-up	switch-on delay 1	-	4.5	-	V
	internally controlled voltage (V _{REF})	during leakage measurement period	-	2.7	-	V
ΔV_{19}	voltage difference between V_{MEAS} (cut-off measurement voltage) and V_{REF}		-	1.0	_	V
Cut-off st	orage					
I _{21/23/25}	charge and discharge currents	during cut-off measurement lines	-	±0.3	-	mA
	current	outside measurement	-	-	±0.1	μA
Leakage s	storage					
I ₁₇	charge and discharge currents	during leakage measurement period	-	±0.4	-	mA
	current	outside measurement	-	-	±0.1	μA
V ₁₇	threshold voltage for reset to switch-on state		-	2.5	-	V
data byte 3	bus control, sub-address 03 _{Hex} 3F _{Hex} for maximum voltage					
under I ² C- data byte 3 data byte 3	bus control, sub-address 03 _{Hex} 3F _{Hex} for maximum voltage 20 _{Hex} for nominal voltage					
under I ² C- data byte 3 data byte 3 data byte 0	bus control, sub-address 03 _{Hex} 3F _{Hex} for maximum voltage 20 _{Hex} for nominal voltage 00 _{Hex} for minimum voltage	at byte 3FHox	4.8	_	_	V
under I ² C- data byte 3 data byte 3	bus control, sub-address 03 _{Hex} 3F _{Hex} for maximum voltage 20 _{Hex} for nominal voltage	at byte 3F _{Hex}	4.8		_	V
under I ² C- data byte 3 data byte 3 data byte 0	bus control, sub-address 03 _{Hex} 3F _{Hex} for maximum voltage 20 _{Hex} for nominal voltage 00 _{Hex} for minimum voltage	at byte 20 _{Hex}		- 3.0 -		V V V
under I ² C- data byte 3 data byte 3 data byte 0	bus control, sub-address 03 _{Hex} 3F _{Hex} for maximum voltage 20 _{Hex} for nominal voltage 00 _{Hex} for minimum voltage				_	V
under I ² C- data byte 2 data byte 0 V ₂₆	bus control, sub-address 03 _{Hex} 3F _{Hex} for maximum voltage 20 _{Hex} for nominal voltage 00 _{Hex} for minimum voltage output voltage	at byte 20 _{Hex}	-	3.0	_	V V
under I ² C- data byte 2 data byte 0 V ₂₆	bus control, sub-address 03 _{Hex} 3F _{Hex} for maximum voltage 20 _{Hex} for nominal voltage 00 _{Hex} for minimum voltage output voltage	at byte 20 _{Hex}	-	3.0	_	V V
under I ² C- data byte 2 data byte 0 V ₂₆ I _{int} I ² C-bus re	bus control, sub-address 03 _{Hex} 3F _{Hex} for maximum voltage 20 _{Hex} for nominal voltage 00 _{Hex} for minimum voltage output voltage current of the internal current source at pin 26 ceiver clock SCL (pin 28)	at byte 20 _{Hex}	- - 500	3.0	- 1.2 -	V V μΑ
under I ² C- data byte 2 data byte 0 V ₂₆ I _{int} I ² C-bus re f _{SCL}	bus control, sub-address 03 _{Hex} 3F _{Hex} for maximum voltage 20 _{Hex} for nominal voltage 00 _{Hex} for minimum voltage output voltage current of the internal current source at pin 26 ceeiver clock SCL (pin 28) input frequency range	at byte 20 _{Hex}	- - 500	3.0	- 1.2 - 100	V V μA kHz
under I ² C- data byte 2 data byte 0 V ₂₆ I _{int} I ² C-bus re f _{SCL} V _{IL}	bus control, sub-address 03 _{Hex} 3F _{Hex} for maximum voltage 20 _{Hex} for nominal voltage 00 _{Hex} for minimum voltage output voltage current of the internal current source at pin 26 ceeiver clock SCL (pin 28) input frequency range LOW level input voltage	at byte 20 _{Hex}	- - 500 0 -	3.0	- 1.2 - 100 1.5	V V μA kHz V
under I ² C- data byte 2 data byte 2 data byte 0 V ₂₆ I _{int} I ² C-bus re f _{SCL} V _{IL} V _{IH}	bus control, sub-address 03 _{Hex} 3F _{Hex} for maximum voltage 20 _{Hex} for nominal voltage 00 _{Hex} for minimum voltage output voltage current of the internal current source at pin 26 ceeiver clock SCL (pin 28) input frequency range LOW level input voltage HIGH level input voltage	at byte 20 _{Hex}	- - 500 0 -	3.0 - - - - - - - -	- 1.2 - 100 1.5 6.0	V V μA kHz V V
under I ² C- data byte 3 data byte 4 data byte 0 V ₂₆ I _{int} I ² C-bus re f _{SCL} V _{IL} V _{IH} I _{IL}	bus control, sub-address 03 _{Hex} 3F _{Hex} for maximum voltage 20 _{Hex} for nominal voltage 00 _{Hex} for minimum voltage output voltage current of the internal current source at pin 26 ceiver clock SCL (pin 28) input frequency range LOW level input voltage HIGH level input voltage LOW level input current	at byte 20 _{Hex}	- - 500 0 -	3.0 - - - - - - - -	- 1.2 - 100 1.5 6.0 -10	V μA kHz V V
under I ² C- data byte 2 data byte 2 data byte 0 V ₂₆ I _{int} I ² C-bus re f _{SCL} V _{IL} V _{IL} V _{IH} I _{IL} I _{IH}	bus control, sub-address 03 _{Hex} 3F _{Hex} for maximum voltage 20 _{Hex} for nominal voltage 00 _{Hex} for minimum voltage output voltage current of the internal current source at pin 26 ceeiver clock SCL (pin 28) input frequency range LOW level input voltage HIGH level input voltage LOW level input current HIGH level input current	at byte 20 _{Hex}	- 500 0 - 3.0 - -	3.0 - - - - - - - - - - -	- 1.2 - 100 1.5 6.0 -10 10	V μA kHz V μA μA
under I ² C- data byte 2 data byte 2 data byte 0 V ₂₆ I _{int} I ² C-bus re f _{SCL} V _{IL} V _{IL} V _{IH} I _{IL} I _{IH}	bus control, sub-address 03 _{Hex} 3F _{Hex} for maximum voltage 20 _{Hex} for nominal voltage 00 _{Hex} for minimum voltage current of the internal current source at pin 26 ceiver clock SCL (pin 28) input frequency range LOW level input voltage HIGH level input voltage LOW level input current HIGH level input current HIGH level input current pulse delay time LOW	at byte 20 _{Hex}	- 500 0 - 3.0 - 4.7	3.0 - - - - - - - - - - - - -	- 1.2 - 100 1.5 6.0 -10 10 -	V μA kHz V μA μA

TDA4686

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
l ² C-bus re	ceiver data input/output SDA (pin 27)		1	•	1	
V _{IL}	LOW level input voltage		-	-	1.5	V
V _{IH}	HIGH level input voltage		3.0	-	6.0	V
IIL	LOW level input current		_	-	-10	μA
I _{IH}	HIGH level input current		_	-	10	μA
I _{OL}	LOW level output current		3.0	-	-	mA
t _r	rise time		-	-	1.0	μs
t _f	fall time		_	_	0.3	μs
t _{SU;DAT}	data set-up time		0.25	_	-	μs

Notes to the characteristics

- 1. The values of the -(B-Y) and -(R-Y) colour difference input signals are for a 75% colour-bar signal.
- 2. The pins are capacitively coupled to a low ohmic source, with a recommended maximum output impedance of 600 Ω.
- 3. PAL/SECAM signals are matrixed by the equation: $V_{G-Y} = -0.51 V_{R-Y} 0.19 V_{B-Y}$

NTSC signals are matrixed by the equations (hue phase shift of -5 degrees):

 $V_{R-Y}^* = 1.57V_{R-Y} - 0.41V_{B-Y}; V_{G-Y}^* = -0.43V_{R-Y} - 0.11V_{B-Y}; V_{B-Y}^* = V_{B-Y}$ In the matrix equations: V_{R-Y} and V_{B-Y} are conventional PAL demodulation axes and amplitudes at the output of the NTSC demodulator. V_{G-Y^*}, V_{R-Y^*} and V_{B-Y^*} are the NTSC-modified colour difference signals; this is equivalent to the following demodulator axes and amplification factors:

	NTSC	PAL
(B–Y)* demodulator axis	0°	0°
(R-Y)* demodulator axis	115°	90°
(R–Y)* amplification factor	1.97	1.14
(B–Y)* amplification factor	2.03	2.03

 $V_{G-Y^{\star}} = -0.27 V_{R-Y^{\star}} - 0.22 V_{B-Y^{\star}}.$

- 4. The white potentiometers affect the amplitudes of the RGB output signals.
- 5. The RGB outputs at pins 24, 22 and 20 are emitter followers with current sources.
- Sandcastle pulses are compared with internal threshold voltages independent of V_P. The threshold voltages separate the components of the sandcastle pulse. The particular component is generated when the voltage on pin 14 exceeds the defined internal threshold voltage. The internal threshold voltages (control bit SC5 = 0) are:
 - 1.5 V for horizontal and vertical blanking pulses (H and V blanking pulses),
 - 3.5 V for horizontal pulses,
 - 6.5 V for the burst key pulse.

The internal threshold voltages, control bit SC5 = 1, are:

- 1.5 V for horizontal and vertical blanking pulses,
- 3.5 V for the burst key pulse.

- 7. Vertical signal blanking is determined by the vertical component of the sandcastle pulse. The leakage and the RGB cut-off measurement lines are positioned in the first four complete lines after the end of the vertical component. In this case, the RGB output signals are blanked until the end of the last measurement line; see Fig.10(a). If an extra vertical flyback pulse VFB is applied to pin 18, the four measurement lines start in the first complete line after the end of the VFB pulse; see Fig.10(b). In this case, the output signals are blanked either until the end of the last measurement line or until the end of the vertical component of the sandcastle pulse, according to which occurs last.
- 8. If no VFB pulse is applied, pin 18 should be connected to V_P. If pin 18 is always LOW neither automatic cut-off control nor output clamping can happen.
- 9. Average beam current limiting reduces the contrast, at minimum contrast it reduces the brightness.
- 10. Peak drive limiting reduces the RGB outputs by reducing the contrast, at minimum contrast it reduces the brightness. The maximum RGB outputs are determined via the I²C-bus under sub-address 0A_{Hex}. When an RGB output exceeds the maximum voltage, peak drive limiting is delayed by one horizontal line.
- 11. During leakage current measurement, the RGB channels are blanked to ultra-black level. During cut-off measurement one channel is set to the measurement pulse level, the other channels are blanked to ultra-black. Since the brightness adjust shifts the colour signal relative to the black level, the brightness adjust is disabled during the vertical blanking interval (see Fig.9 and Fig.10).
- 12. During picture cathode warm-up (first switch-on delay) the RGB outputs (pins 24, 22 and 20) are blanked to the ultra-black level during line scan. During the vertical blanking interval a white-level monitor pulse is fed out on the RGB outputs and the cathode currents are measured. When the voltage threshold on pin 19 is greater than 4.5 V, the monitor pulse is switched off and cut-off control is activated (second switch-on delay). As soon as cut-off control stabilizes, RGB output blanking is removed.
- 13. The cut-off measurement level range at the RGB outputs is 1 to 5 V. The recommended value is 3 V.
- 14. The hue control output at pin 26 is an emitter follower with current source.









OUTLINE		REFERENCES			EUROPEAN	ISSUE DATE		
	VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
	SOT117-1	051G05	MO-015AH				-92-11-17 95-01-14	

20

Video processor with automatic cut-off control

PACKAGE OUTLINES

TDA4686

SOT117-1

TDA4686

Video processor with automatic cut-off control

PLCC28: plastic leaded chip carrier; 28 leads



SOLDERING

Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"IC Package Databook"* (order code 9398 652 90011).

DIP

SOLDERING BY DIPPING OR BY WAVE

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ($T_{stg max}$). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

REPAIRING SOLDERED JOINTS

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

PLCC

REFLOW SOLDERING

Reflow soldering techniques are suitable for all PLCC packages.

The choice of heating method may be influenced by larger PLCC packages (44 leads, or more). If infrared or vapour phase heating is used and the large packages are not absolutely dry (less than 0.1% moisture content by weight), vaporization of the small amount of moisture in them can cause cracking of the plastic body.

For more information, refer to the Drypack chapter in our *"Quality Reference Handbook"* (order code 9397 750 00192).

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

WAVE SOLDERING

Wave soldering techniques can be used for all PLCC packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

REPAIRING SOLDERED JOINTS

Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

TDA4686

DEFINITIONS

Data sheet status			
Objective specification	This data sheet contains target or goal specifications for product development.		
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.		
Product specification	This data sheet contains final product specifications.		
Limiting values			
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.			
Application information			

Where application information is given, it is advisory and does not form part of the specification.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

PURCHASE OF PHILIPS I²C COMPONENTS



Purchase of Philips I²C components conveys a license under the Philips' I²C patent to use the components in the I²C system provided the system conforms to the I²C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.