# **INTEGRATED CIRCUITS**



Supersedes data of 1995 Aug 28 File under Integrated Circuits, IC01



# TDA1373H

#### FEATURES

- Four operating modes:
  - Sample Rate Conversion (SRC) mode
  - AD/DA mode
  - SLAVE-VCO mode
  - SLAVE-VCXO mode
- Full digital sample rate conversion over a wide range of input sample rates
- Fast and automatic detection and locking to the input sample rate with continuous tracking
- Digital Phase-Locked Loop (PLL) with adaptive bandwidth which removes jitter on the digital audio input
- Audio outputs (soft) muted during loop acquisition
- Full linear phase processing based on all-FIR filtering
- Integrated full digital IEC 958 demodulator for digital input signals (AES/EBU or SPDIF format) with intelligent error handling
- · Extended input sample frequency range
- IEC 958 Channel Status (CS) and User Channel (UC) outputs
- On-chip CS and/or UC demodulation and buffering (consumer and professional format)
- Dedicated subcode processing for Compact Disc (CD)
- Final output quantization to 16, 18 or 20 bits with optional in-audio-band noise shaping
- Bitstream input and output for coupling with 1-bit analog-to-digital conversion (ADC) and digital-to-analog conversion (DAC)
- I<sup>2</sup>S and Japanese serial input formats supported for SRC and DAC functions
- I<sup>2</sup>S and Japanese serial output formats supported for SRC and ADC functions
- I<sup>2</sup>S and Japanese 4× oversampled serial output available for SRC and ADC functions
- 8-bit digital gain/attenuation control
- Switchable Digital Signal Processor (DSP)-interface (I<sup>2</sup>S input and output) for additional audio processing
- Additional clock outputs available at 768, 384, 256 and  $\mathrm{128f}_{\mathrm{so}}$
- 3-line serial microcontroller interface, compatible with the Philips CD I.C. protocol (HCL)



- 5 V power supply
- 0.7 μm double metal Complementary Metal Oxide Semiconductor (CMOS)
- SRC THD + N:
  - 113 dB over the 0 to 20 kHz band (1 kHz, 20 bits input and output) (see Fig.3)
  - -95 dB over the 0 to 20 kHz band (1 kHz, 16 bits input and output)
- Pass band ripple smaller than ±0.004 dB for up-sampling and down-sampling filters
- Stop band suppression:
  - selectable between 70 dB and 50 dB for 64× up-sampling filters
  - 80 dB for 128× down-sampling filters
- Microcontroller operated and stand-alone mode.

#### APPLICATIONS

- Professional audio equipment for:
  - mixing
  - recording
  - editing
  - broadcasting
- CD-Recordable (CD-R)
- Digital Speaker Systems (DSS)
- Digital Compact Cassette recorders (DCC)
- Digital Audio Tape (DAT) and MD recorders
- Digital amplifiers
- Jitter killers.

### TDA1373H

#### GENERAL DESCRIPTION

The TDA1373H is a General Digital Input (GDIN) device for audio signals which is able to perform a high-quality sample rate conversion of digital audio signals (**SRC mode**). The device reads several serial input formats and signals in the IEC 958 digital audio format (also known as AES/EBU or SPDIF signals). For this purpose a full Audio Digital Input Circuit (ADIC) is present in the device.

An internal digital PLL results in extensive jitter removal from incoming digital audio signals without any analog loop electronics. The standard 20 bit output word length can be limited to 16 or 18 bits by means of 'in-audio-band noise shaping'. The GDIN digital filters can also be reused for Bitstream ADC and DAC conversion (**AD/DA mode**). The internal digital PLL can be reconfigured to operate the GDIN in a slave mode, where the output sample frequency of the device is locked to the incoming sample rate (**SLAVE-VCO** and **SLAVE-VCXO** modes).

The combination of an ADIC function, sample rate conversion and Bitstream ADC and DAC results in a device with a highly versatile functionality and large replacement value in consumer and professional audio sets.

#### QUICK REFERENCE DATA

All inputs and outputs CMOS compatible; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply						
V <sub>DD</sub>	supply voltage	f <sub>so</sub> > 44.1 kHz	4.75	5	5.5	V
		$f_{so} \le 44.1 \text{ kHz}$	4.5	5	5.5	V
I <sub>DD(tot)</sub>	total supply current	f <sub>so</sub> = 44.1 kHz	_	155	-	mA
P <sub>tot</sub>	total power dissipation	f <sub>so</sub> = 44.1 kHz	-	775	-	mW
		f <sub>so</sub> = 49 kHz; V <sub>DD</sub> = 5.5 V	-	1030	-	mW
IEC 958 inpu	It DI1S (high-sensitivity IEC input)		·			
V <sub>i(p-p)</sub>	AC input voltage (peak-to-peak value)		0.2	-	V <sub>DD</sub>	V
Clock and ti	ming					
f <sub>so(max)</sub>	maximum output sample frequency	V <sub>DD</sub> = 4.75 V	49	55	_	kHz
Temperature						
T <sub>amb</sub>	operating ambient temperature		0		70	°C

#### **ORDERING INFORMATION**

TYPE		PACKAGE				
NUMBER NAME DI		DESCRIPTION	VERSION			
TDA1373H	QFP64	Plastic quad flat package; 64 leads (lead length 1.95 mm); body $14 \times 20 \times 2.7$ mm; high stand-off height	SOT319-1			

# TDA1373H

#### **BLOCK DIAGRAM**



# Product specification

# TDA1373H

#### PINNING

SYMBOL PIN		DESCRIPTION	TYPE
DI1S	1	IEC 958 digital audio input 'S' (200 mV peak-to-peak value)	E036A
V <sub>SSA1</sub>	2	IEC 958 slicer analog ground	E038A
V <sub>DDA1</sub>	3	IEC 958 slicer analog supply voltage	E037A
AIL	4	Bitstream audio input left	HPP01
AIR	5	Bitstream audio input right	HPP01
DO2C	6	serial digital audio output 2; bit clock output (192f <sub>so</sub> )	OPF40
V <sub>DDD</sub>	7	digital supply voltage; note 1	_
V <sub>SSD</sub>	8	digital ground; note 2	_
AOL1	9	Bitstream audio output left	OPF40
DO2D	10	DLO = 0; serial digital audio output 2; data; DLO = 1; Bitstream audio output left inverted (AOL1); note 3	OPF40
V <sub>DDD</sub>	11	digital supply voltage; note 1	_
V <sub>SSD</sub>	12	digital ground; note 2	_
V <sub>SSD</sub>	13	digital ground; note 2	_
V <sub>DDD</sub>	14	digital supply voltage; note 1	_
AOR1	15	Bitstream audio output right	OPF40
DO2W	16	DLO = 0; serial digital audio output 2; word select output (4f <sub>so</sub> ); $DLO = 1$ ; Bitstream audio output right inverted ( $\overline{AOR1}$ ); note 3	OPF40
V <sub>SSD</sub>	17	digital ground; note 2	_
CLD	18	Bitstream DAC clock (192 or 128f <sub>so</sub> )	OPF43
V <sub>DDA4</sub>	19	oscillator analog supply voltage	E037A
V <sub>SSA4</sub>	20	oscillator analog ground	E038A
XTLI	21	crystal input 768f <sub>so</sub>	OSX01
XTLO	22	crystal output	OSX01
CLI	23	external VCO input (SLAVE-VCO mode only)	HPP01
V <sub>SSD</sub>	24	digital ground; note 2	_
FSL	25	SA = 0 (microcontroller operated) external VCO output (slave modes only); SA = 1 (stand-alone control) DI11 control line; note 4	HOF21
V <sub>SSD</sub>	26	digital ground; note 2	_
CLO1	27	clock output 768f <sub>so</sub>	OPF40
CLO2	28	clock output 384f <sub>so</sub>	OPF40
V <sub>SSD</sub>	29	digital ground; note 2	_
CLO3	30	clock output 256f <sub>so</sub>	OPF40
CLO4	31	clock output 128f <sub>so</sub> ;	OPF40
V <sub>DDD</sub>	32	digital supply voltage; note 1	
V <sub>SSD</sub>	33	digital ground; note 2	-
BS	34	block sync; channel status/user channel/CD subcode	OPF40
CEN	35	data enable; channel status/user channel/CD subcode	OPF40
CUS	36	data bit; channel status/user channel/CD subcode	OPF40
EM	37	IEC 958 source pre-emphasis flag	OPF20

### TDA1373H

SYMBOL	PIN	DESCRIPTION	TYPE	
RST	38	power-on reset input (active LOW)	HPP07	
V <sub>DDD</sub>	39	digital supply voltage; note 1	_	
V <sub>SSD</sub>	40	digital ground; note 2	_	
TST2	41	test pin 2 (LOW for normal operation)	HPP01	
TST1	42	test pin 1 (LOW for normal operation)	HPP01	
SA	43	Stand-alone/microcontroller operated selection; SA = 1 for stand-alone operation	HPP01	
MU	44	mute flag (active HIGH)	OPF40	
LD	45	SA = 0 (microcontroller operated) microcontroller interface; load (read/write); SA = 1 (stand-alone control) NSD control line; note 4	HPP01	
DA	46	SA = 0 (microcontroller operated) microcontroller interface (data); SA = 1 (stand-alone control) DI2 control line; note 4	HOF41	
CL	47	SA = 0 (microcontroller operated) microcontroller interface (clock); SA = 1 (stand-alone control) QU1/QU0 control line; note 4	HPP01	
LOCK	48	ADIC lock flag (active HIGH)	OPF40	
DO1W	49	serial digital audio output 1; word select input/output (f <sub>so</sub> )	HOF41	
DO1D	50	serial digital audio output 1; data	OPF43	
DO1C	51	serial digital audio output 1; bit clock input/output (48fso)	HOF41	
V <sub>DDD</sub>	52	digital supply voltage; note 1		
V <sub>SSD</sub>	53	digital ground; note 2	-	
FOW	54	serial digital audio feature output; word select	OPF43	
FOD	55	serial digital audio feature output; data	OPF43	
FOC	56	serial digital audio feature output; bit clock (64f <sub>so</sub> )	OPF43	
DI2D	57	serial digital audio input 2; data	HPP01	
V <sub>SSD</sub>	58	digital ground; note 2	_	
DI2W	59	serial digital audio input 2; word select	HOF21	
DI2C	60	serial digital audio input 2; bit clock output	HOF21	
V <sub>SSD</sub>	61	digital ground; note 2	_	
DI1D	62	SA = 0 (microcontroller operated) IEC 958 digital audio input 'D' (CMOS level); SA = 1 (stand-alone control) MSO control line; note 4		
DI1O	63	IEC 958 digital audio input 'O' (CMOS level)	HPP01	
V <sub>SSD</sub>	64	digital ground; note 2	_	

#### Notes

1. All  $V_{DDD}$  pins are internally connected.

- 2. All  $V_{\mbox{\scriptsize SSD}}$  pins are internally connected.
- 3. DLO is a command flag from register 4 (see Section "Command registers").
- 4. SA is the stand-alone/microcontroller operated pin (pin 43). DI11, NSD, DI2, QU1, QU0 and MS0 are command flags to control the operation of the device. For more information see Section "Controlling the GDIN".





TDA1373H

#### FUNCTIONAL DESCRIPTION

#### Operating modes

SAMPLE RATE CONVERSION (SRC) MODE

The output sample rate is determined by a crystal and can be chosen up to 49 kHz. The range of input sample rates for a given output sample rate is given in Table 1. A pitch variation ('Varispeed') of  $\pm 12\%$  around the nominal input sample rate can be tracked.

#### Data path (see Fig.4)

The input signal at sample frequency  $f_{si}$  comes in via one of the DI1 inputs (IEC 958) or via the serial input DI2X. The signal passes through the FIFO/GAIN part and is interpolated in the up-sampling filters. The actual sample rate conversion takes place in the variable hold block. The down-sampling filters decimate the sample frequency to  $f_{so}$  and after in-band noise shaping, the output signal is present at serial output DO1. Additionally the converted signal is available at the 'analog' Bitstream outputs AOL, AOR and at the serial digital output DO2 ( $4f_{so}$ ).

#### Table 1Input sample rates

OUTPUT SAMPLE RATE (kHz)	I <sup>2</sup> S INPUT (kHz) 0.3 to 1.7f <sub>so</sub>	IEC 958 INPUT (kHz) 0.35 to 1.45f <sub>so</sub>
48	13 to 83	16 to 68
44.1	12 to 76	15 to 62
32	9 to 55	12 to 45



TDA1373H

# General Digital Input (GDIN)



TDA1373H

# General Digital Input (GDIN)

#### SLAVE-VCO AND SLAVE-VCXO MODES

In the SLAVE-VCO and SLAVE-VCXO modes, the GDIN can pass an exact copy of the incoming samples to the output, e.g. for storage on a digital medium such as CD-R. The output sample rate tracks any input sample rate within the frequency range of the external VC(X)O ( $f_{so} = f_{si}$ ).

In the SLAVE-VCO mode a pitch variation of  $\pm 12.5\%$  around the nominal sample frequency can be tolerated.

#### Data path (see Fig.5)

The signal at input sample frequency  $f_{si}$  comes in via one of the DI1 inputs (IEC 958).

The ADIC signal passes through the FIFO/GAIN block and can be fed through the IN-BAND NOISE SHAPER to the serial output DO1. Additionally, the signal is present at DO2 ( $4f_{so}$ ) and at the Bitstream outputs AOL and AOR.

Exact copies for digital use (e.g. write to a disk) from the input signal can be retrieved at output FO (this signal might be affected by jitter since it has not passed through the FIFO/GAIN block). By means of data path switch DSO, this direct output of the ADIC block can also be fed to output DO1. Note that in this event the DO1 serial format becomes equal to the FO format (see Table 3).

#### AD/DA MODE

In this mode, the GDIN supports an economic realization of analog-to-digital and digital-to-analog conversion, in accordance with the Bitstream principle. This requires a Bitstream sigma-delta modulator and a Bitstream DAC, since the up-sampling and down-sampling filters of the sample rate convertor are reused. ADC and DAC can be simultaneously performed.

#### Data path DA conversion (see Fig.6)

The signal at sample frequency  $f_{so}$  comes in via serial input DI2X or via one of the DI1 inputs (IEC 958). The signal passes through the FIFO/GAIN part and is interpolated in the up-sampling filters. A Bitstream digital filter converts this signal into a Bitstream signal at outputs AOL and AOR, after which it can be filtered by a Bitstream DAC like the TDA1547.

#### Data path AD conversion (see Fig.6)

The Bitstream signal from the sigma-delta modulator enters the GDIN at inputs AIL and AIR. The down-sampling filters decimate this signal to  $f_{so}$  and after in-band noise shaping (selectable), the output signal is present at serial output DO1.



TDA1373H

# General Digital Input (GDIN)



1996 Jul 17

TDA1373H

# General Digital Input (GDIN)

#### **Description of functional blocks**

IEC 958 AUDIO DIGITAL INPUT CIRCUIT

The TDA1373H has three IEC 958 inputs:

- 1. DI1S.
- 2. DI1O.
- 3. DI1D.

DI1S accepts IEC 958 line signals (minimum 200 mV peak-to-peak value and maximum 5 V peak-to-peak value), DI1O and DI1D accept only CMOS level signals. The input sample rate range that can be handled depends on the output sample frequency ( $f_{so}$ ) of the device.

The maximum useful word length of the incoming samples is 20 bits.

The internal ADIC retrieves the stereo audio samples, the V, U, C and P data bits, the ADIC word clock and the bit clock from the selected IEC 958 input signal. The digital

Table 2 E	Error concealment in the IEC 958 decoder
-----------	--

ADIC locks in less than 1 ms for a 44.1 kHz input signal. During this lock-in time the word clock is stopped and the audio bits are muted.

The validity flag (VA), pre-emphasis flag and pin (EM), lock flag (LCK) and lock pin (LOCK) are available to check the status of the ADIC. This validity flag is an OR-ing of the incoming validity (V) bit and the own error detection of the ADIC. The actions which take place in case of detected errors are listed in Table 2.

SERIAL DIGITAL INPUTS DI2W, DI2D AND DI2C

The serial digital input DI2 can be used as standard input instead of the DI1 IEC 958 input or can be used together with the FO-output to switch a DSP IC in the input data path. A third possibility is to use DI2 as direct input to the GDIN Bitstream digital filter. In that case the DI2 input signal should be  $4\times$  oversampled externally. The serial formats supported are shown in Fig.7 and Table 3.

ERROR	ACTION DATA	ACTION WORD CLOCK
Validity (V-bit) error	pass sample	no action
Parity (P-bit) error	repeat last correct sample	
Number of data bits ≠32		
Missing pre-amble(s)		
Extra pre-amble(s)		
More than 4 pre-ambles missing or extra	mute output; restart	stop ADIC word clock

Table 3	Serial input and	output formats	(see note 1)
---------	------------------	----------------	--------------

INPUT OUTPUT	f <sub>ws</sub>	f <sub>вск</sub>	I <sup>2</sup> S	JAPANES E 16-BIT	JAPANESE 18-BIT	JAPANESE 20-BIT	3-STATE	CONTROL BITS
DI2	f <sub>si</sub>	≤128f <sub>si</sub>	S	S	S	S	no	DI2, DI21 and DI22
	4f <sub>so</sub>	192f <sub>so</sub>	М	S	S	S	no	DI2
DO1	f <sub>so</sub>	48f <sub>so</sub>	М	М	М			DO1S, DO11 and DO12
		≤128f <sub>so</sub>	S	-	_	_	yes	DO13, DO11 and DO12
DO2	4f <sub>so</sub>	192f <sub>so</sub>	М	М	М	_	no	DO2, DO21 and DO22
FO	f <sub>si</sub>	64f <sub>so</sub>	М	_	_	_	yes	FO and FO1

#### Note

1. S = slave; M = master.



# TDA1373H

#### SERIAL DIGITAL OUTPUTS DO1W, DO1D AND DO1C

Depending on the operating mode and data path switching, DO1 can contain the output of the in-band noise shaper or can be directly connected to the output of the internal ADIC. The supported serial formats and modes of this interface are given in Table 3.

In case the GDIN goes out-of-lock the output data is muted and if the output is configured as master transmitter, the word clock slips half a word clock period. If this is undesirable, use the serial output as a slave transmitter.

#### SERIAL DIGITAL OUTPUTS DO2W, DO2D AND DO2C

The additional digital audio output DO2 operates at  $4f_{so}$ . DO2 can contain data of the up-sampling (not in SRC mode) or down-sampling filters. The formats supported are shown in Table 3.

#### SERIAL FEATURE OUTPUTS FOW, FOD AND FOC

The internal ADIC output is directly available in I<sup>2</sup>S format at this output. This makes it possible to switch a DSP

featuring IC in the data path before SRC (at  $f_{si}).$  See Table 3 for the formats supported.

#### BITSTREAM INPUTS AIL AND AIR

The Bitstream input receives data at  $128f_{so}$  from a 1-bit sigma-delta modulator. Possible Bitstream inputs at  $64f_{so}$  are held twice. The timing diagram for the Bitstream inputs and outputs is given in Fig.8.

#### BITSTREAM OUTPUTS AOL1 AND AOR1

The Bitstream output generates a 128 (SRC and SLAVE modes) or 192 (AD/DA mode) times oversampled Bitstream and can be connected to a Bitstream DAC (e.g. TDA1547) for high-quality DAC. It is also possible to get the inverted Bitstream signals on the complementary Bitstream outputs  $\overline{AOL1}$  (pin DO2D) and  $\overline{AOR1}$  (pin DO2W) by setting the DLO control bit. By using a simple low-pass filter, this symmetrical Bitstream output can be used to make an inexpensive analog monitor output. In that event the serial digital output DO2 cannot be used.



#### FIRST-IN FIRST-OUT (FIFO)

The incoming samples are buffered in a FIFO. The depth of this FIFO determines the transients that can be allowed in the input frequency, as they may occur during pitch control. The FIFO has a depth of 8 samples, which makes GDIN support a tracking speed of up to 4 kHz/ms. FIFO overflow detection is provided to detect out-of-lock situations.

#### GAIN CONTROL

At the begin of the data path, the signal level can be controlled over a gain/attenuation range from 2 to 0 with a step size of 2E-7. This gain control can be used for volume control, gain correction and fade-in or fade-out. For normal operation, the gain level should be set to 1-2E-7 (-0.068 dB) to avoid pass band ripple clipping in the digital filters. Whenever a new gain value is set, the gain level is increased or decreased by one step per input sample until the new entered value is reached.

Setting the MMU control bit forces the GDIN to start a soft muting. The gain is decreased, by one step per input sample, to zero. Clearing the MMU bit will increase the gain back to its original value. Only those outputs, for which the signal passes through the 'gain control' part, are muted.

#### 64× UP-SAMPLING FILTER

A  $64 \times (4 \times \text{ and } 16 \times)$  oversampling filter is incorporated in the GDIN for the SRC process. This filter can also be used

as the up-sampling filter for a Bitstream digital-to-analog conversion in the AD/DA mode, in combination with the Bitstream digital filter and Bitstream DAC (e.g. TDA1547). Two filter characteristics can be chosen by the control bit SS (see Table 4).

The 50 dB stop band suppression mode is especially suited for 32 kHz input sources like Digital Satellite Radio (DSR), where a very narrow transition band is required to obtain 0 to 15 kHz pass band.

#### VARIABLE HOLD

In SRC mode, the variable hold is the interface between the 64× up-sampling filters (64f<sub>si</sub>) and the 128× down-sampling filters (128f<sub>so</sub>). In SLAVE and AD/DA modes, the variable hold holds each sample twice from 64f<sub>si</sub> to 128f<sub>si</sub> (f<sub>si</sub> = f<sub>so</sub>).

128× DOWN-SAMPLING FILTER (see Fig.10)

After SRC, a  $128 \times (32 \times + 4 \times)$  down-sampling filter decimates the signal to  $f_{so}$ . In the AD/DA mode, this filter is used as the ADC down-sampling filter for a Bitstream sigma-delta modulator. The stop band suppression is 80 dB from 0.54648 $f_{so}$  (e.g. 24.1 kHz at  $f_{so}$  = 44.1 kHz).

SS	PASS BA	ND	STOP BA	ND
0	0 to 0.45351f <sub>si</sub>	±0.004 dB	0.54648f <sub>si</sub> to 1f <sub>si</sub>	–70 dB
1	0 to 0.46875f <sub>si</sub>	±0.004 dB	0.53125f <sub>si</sub> to 1f <sub>si</sub>	–50 dB





# TDA1373H

#### IN-BAND NOISE SHAPING (INS)

The standard 20-bit output word length can be reduced to 16 or 18 bits to match digital consumer equipment. Normally 16 bit output re-quantization at audio-band sample rates drops the signal-to-noise ratio (S/N) inevitably to 95 dB, because of the re-quantization noise at -98 dB.

It is possible however to shape the re-quantization noise in a psycho-acoustical way. This reduces the re-quantization noise at the frequencies where the human ear is most sensitive and stores the bulk of re-quantization noise at high frequencies, where the human ear is quite insensitive.

The In-band Noise Shaping function (to 16 or 18 bits) results in a subjective quality improvement of about 2 bits below the actual quantization level.

It is also possible to re-quantize the 20 bit output to 16 bits without noise shaping but by a simple rounding operation. Table 5 gives an overview of the 4 possible settings.

Table 5 Selectable output word lengths

QU1	QU0	WORD LENGTH
0	0	16 bit (rounded)
0	1	20 bit
1	0	16 bit INS <sup>(1)</sup>
1	1	18 bit INS <sup>(1)</sup>

#### Note

1. INS = In-band Noise Shaping.

#### BITSTREAM DIGITAL FILTER

The Bitstream digital filter generates a Bitstream signal which should be filtered by a Bitstream DAC

(e.g. TDA1547) to become a high-quality analog signal. The input for this block can be selected from the output of the up-sample path or directly from serial input DI2. In this case, the input signal applied to DI2 should be externally oversampled to  $4f_{so}$  and further oversampling will be carried out by the hold function. The Bitstream signal has a frequency of  $128f_{so}$  (SRC and SLAVE modes) or  $192f_{so}$  (AD/DA mode).

To prevent idle patterns in the audio band, it is strongly advised to add out-of-band dither by setting control bit NSD.

#### DIGITAL PLL

The digital PLL controls the variable hold function which steers the actual SRC process. An adaptive loop filter

allows fast locking to the input frequency and a small bandwidth during steady-state. At start-up, the bandwidth of the 3-step digital loop filter is gradually reduced to 0.5 Hz. A difference frequency of 1 Hz is reached within 512 input samples (10 ms at 44.1 kHz), which allows to start the SRC. At this moment the outputs are de-muted, indicated at pin MU and status flag MUT.

The FIFO position is continuously monitored to control the adaptive loop filter. The loop filter switches back to a fast state when the FIFO tends to drift, e.g. during pitch control on the input signal. It is possible to fix the loop filter in one of the three states. In the adaptive mode, the actual state can be monitored by the microcontroller (ST1 and ST0). In SRC mode, the microcontroller can retrieve the exact input sample frequency via the status registers STS3 and STS4.

Table 6 PLL operation modes

LC1	LC0	PLL OPERATION	PLL BANDWIDTH (Hz)
0	0	adaptive	500, 50 or 0.5
0	1	state 1 fixed	500
1	0	state 2 fixed	50
1	1	state 3 fixed	0.5

In both SLAVE modes, a pulse modulated signal at pin FSL is present to control the external VC(X)O. In SLAVE-VCO mode, CLI is the clock input of the GDIN and in SLAVE-VCXO mode XTLI is the clock input. An external 1000 Hz low-pass filter retrieves the control voltage for the VC(X)O. To get the loop characteristics as described above, the centre frequency of the VCO should be at  $\frac{1}{2}V_{DD}$  and the sensitivity should be:

$$g_v = \frac{768f_{so(c)}}{\frac{1}{2}V_{DD}} Hz/V.$$

The maximum VCO frequency range is:  $(768 \times 0.3) f_{so(c)} < 768 f_{si} (=f_{so}) < (768 \times 1.7) f_{so(c)} (49 \text{ kHz}).$ 

IEC 958 CHANNEL STATUS AND USER CHANNEL EXTRACTOR (CUP)

The internal ADIC retrieves also the Channel Status (CS) and User Channel (UC) bits from the IEC 958 signal. The C/U processing function block can be programmed for 4 different functions (see Table 7).

SM1	SM0	LR <sup>(1)</sup>	CUP FUNCTION	RAM BUFFER
0	1	0	extract full C-block left (192 bits/block)	80H to 97H
0	1	1	extract full C-block right (192 bits/block)	80H to 97H
1	0	Х	extract full U-block (384 bits/block)	80H to AFH
0	0	Х	decode CD-Subcode Q-information (80 bits/CD frame) from U-bits	80H to 89H

#### Table 7 Overview of selectable CUP functions

#### Note

1. X = don't care.

The extracted or decoded information can be read in three ways:

- From the internal RAM buffer by a microcontroller (see Section "The RAM buffer")
- At the output pins CUS, BS and CEN (see Fig.11)
- In status registers STS5 and STS6 (permanent 16 'consumer mode' C-bits, see Table 9).

During CD subcode Q extraction, a 16-bit CRC is done over the Q-channel (CRC flag). This flag is only meaningful when the ADIC is locked (LCK flag).

#### THE RAM BUFFER

A double RAM buffer is present in the device. While reading one buffer, the other buffer is filled with the new incoming data. The RAM buffer can be read in two ways:

- 1. Interrupt protocol (UIP = 0).
- 2. User request protocol (UIP = 1).

#### Interrupt protocol (UIP = 0)

A C-block, a U-block or CD Subcode frame is read in the time between two Block Sync (output pin BS) pulses, which can be used as the interrupt for a microcontroller. At a sample rate of 44.1 kHz, the microcontroller must be

able to read a C-block or U-block within  $\frac{192}{44100} = 4.35$  ms.

CD Subcode frames are received at a data rate of 75 Hz or 13.3 ms/frame.

#### User request protocol (UIP = 1)

The microcontroller requests for a C, U and CD-Q block or frame, which will then become available at the next block preamble, indicated by BS. The information is not updated until the next user request, which means the microcontroller can take any time to read the information. The CD Subcode CRC check flag always shows the CRC over the last received CD Subcode Q frame and is not stored with the present Q frame in the buffer. Figure 12 shows the user request read procedure.



# TDA1373H



THE MICROCONTROLLER INTERFACE/ STAND-ALONE CONTROL BLOCK

If pin SA is LOW, a microcontroller controls and monitors the operation of the GDIN and reads C, U and CD-Q information. A 3-line bidirectional serial interface with data (DA), load (LD) and clock (CL) line is present. For both a write and read operation the microcontroller generates the clock and load signals.

A single byte is written by setting the LD signal active HIGH during transmission of the serial data. At the rising edge of the serial clock, the GDIN clocks in the serial data. At the end of the 8-bit data word a 'load pulse' should be given to enable the internal serial-to-parallel conversion.

Write operations are always two-byte operations. First, the register address is sent to the GDIN, then the corresponding data is send (see Fig.13):

- 1. Write Address.
- 2. Write Data byte.

A single byte read-operation is initialized by pulling LD LOW. When the serial clock is started, the GDIN will transmit serial data on the DA line. The information is read by the microcontroller at the rising edges of the clock CL.

Read operations are at least two-byte operations with multi-byte reads possible. The address is sent to the GDIN and then one or more bytes are read from the GDIN with each additional byte coming from an incrementally higher address:

- 1. Write Address.
- 2. Read Data byte.
- 3. Read Data byte.
- 4. Read Data byte.
- 5. Etc.

Multi-read operations continue to cycle through the given Register Address Range until the read operation is completed.

If pin SA is HIGH, the GDIN can operate without an external microcontroller. In this event, only the SRC mode and the AD/DA mode can be selected. A number of pins are reconfigured to control some of the internal switches of the device. For more information see Chapter "Pinning" and Section "Controlling the GDIN".

### TDA1373H

#### Table 8TDA1373H memory map

REGISTER ADDRESS RANGE	REGISTER NAME	ТҮРЕ
00H to 05H	CMD1 to CMD6	command; read/write
40H to 45H	STS1 to STS6	status; read
80H to 97H	RAM buffer; C-block	read
80H to AFH	RAM buffer; U-block	read
80H to 89H	RAM buffer; CD-Q frame	read



# TDA1373H

#### Controlling the GDIN

MICROCONTROLLER OPERATED

#### Status registers

 Table 9
 Status registers

REGISTER	BIT	FLAG	DESCRIPTION	EXPLANATION
STS1 (40H) GDIN	7	_	reserved	-
status information	6	_	reserved	-
	5	—	reserved	-
	4	_	reserved	-
	3	LCK	internal ADIC lock status	0 = not locked; 1 = locked
	2	CRC	CD-Q channel; CRC check <sup>(1)</sup>	0 = OK; 1 = error
	1	VA	validity bit <sup>(2)</sup>	0 = valid; 1 = not valid
	0	BCV	RAM buffer contents	0 = valid; 1 = not valid
STS2 (41H) GDIN	7	_	reserved	-
status information	6	—	reserved	-
	5	—	reserved	-
	4	_	reserved	-
	3	—	reserved	-
	2 and 1	ST1 and ST0	PLL operating status <sup>(3)</sup>	00 = reserved; 01 = state 1; 10 = state 2; 11 = state 3
	0	MUT	mute status <sup>(4)</sup>	0 = mute OFF; 1 = mute ON
STS3 (42H)	7 to 0	LF15 to LF8	LF15 to LF0:	$f_{si} = f_{so} \times (1 - (0.75 \times LF15 \text{ to } LF0))$
STS4 (43H)	7 to 0	LF7 to LF0	input sample rate <sup>(5)</sup>	
STS5 (44H) <sup>(6)</sup> AES/EBU channel	7 and 6	CA1 and CA0	clock accuracy	00 = level 2; 01 = level 1; 10 = level 3; 11 = reserved
status	5 and 4	FS1 and FS0	input sample rate	00 = 44.1 kHz; 01 = reserved; 10 = 48 kHz; 11 = 32 kHz
	3	EM	pre-emphasis	0 = OFF; 1 = ON
	2	CPY	copyright protection	0 = YES; 1 = NO
	1	AN	audio or data	0 = audio; 1 = data
	0	CPF	consumer or professional use	0 = consumer; 1 = professional
STS6 (45H) <sup>(6)</sup>	7	CAT7	CAT7 to CAT0: category code	some examples:
AES/EBU channel	6	CAT6		00000000 = general
status	5	CAT5		10000000 = CD 1100001L = DCC
	4	CAT4		110000L = DAT
	3	CAT3	]	0100100L = mixer
	2	CAT2		0101100L = SRC
	1	CAT1		1001000L = MD
	0	CAT0 <sup>(7)</sup>		

#### Notes

1. Only valid when the internal ADIC is in lock (bit 3 of register STS1; LCK = 1).

### TDA1373H

- 2. VA = IEC 958 V-bit or ADIC error detector.
- 3. Only valid when the digital PLL works in adaptive mode.
- 4. After approximately 512 stereo input samples (approximately 10 ms when  $f_{si} = 44.1$  kHz).
- 5. Only valid in SRC mode. LF15 to LF0 are in two's complement notation.
- Only valid when IEC 958 input format is consumer (bit 0 of register STS5; CPF = 0). When the input format is
  professional (CPF = 1) the STS5 and STS6 registers contain the first 16 bits of C-block.
- 7. Generation status (L-bit).

#### Command registers

#### Table 10 Command registers

REGISTER	BIT	FLAG	DESCRIPTION	EXPLANATION
CMD1 (00H) ADIC control	7 and 6	DI12 and DI11	ADIC input selector	00 = DI1S; 01 = DI1O; 10 = DI1D; 11 = reserved
	5	UIP	user interface protocol	0 = interrupt; 1 = user requirement
	4	SBF	set internal RAM buffer free	0 = hold buffer; 1 = set buffer free
	3 and 2	SM1 and SM0	channel decoding	00 = CD-Q; 01 = C-block; 10 = U-block; 11 = reserved
	1	LRS	C-block left/right selector	0 = left; 1 = right
	0	DBA	RAM buffer mode	0 = normal; 1 = test
CMD2 (01H) loop	7	_	reserved	-
and mode control	6	_	reserved	-
	5 and 4	LC1 and LC0	PLL control; note 1	00 = adaptive; 01 = state 1 fixed; 10 = state 2 fixed; 11 = state 3 fixed
	3 and 2	MS1 and MS0	mode selector; notes 1 and 2	00 = SRC mode; 01 = AD/DA mode; 10 = SLAVE-VCXO mode; 11 = SLAVE-VCO mode
	1	RTR	enable 3-state outputs; note 3	0 = 3-state; $1 = enabled$
	0	MRS	reset (hardware reset); note 4	0 = no reset; 1 = reset
CMD3 (02H)	7	DSO	DO1 output selector	0 = INS; 1 = ADIC
data path <sup>(5)</sup>	6	_	reserved	-
	5	FOS	FO output selector	$0 = ADIC; 1 = 128 \times filter$
	4	DI2	FIFO input selector	0 = FOW, FOD and FOC; 1 = DI2W, DI2D and DI2C
	3	DNI	input selector 128× filter	0 = variable hold; 1 = AIL/AIR
	2	INS	In-band Noise Shaper input selector	0 = output 128× down; 1 = output FIFO/GAIN
	1	AOS	Bitstream digital filter input selector	0 = variable hold; 1 = DI2W, DI2D and DI2C
	0	DO2	DO2 output selector	$0 = 128 \times \text{down}; 1 = 64 \times \text{up}$

### TDA1373H

REGISTER	BIT	FLAG	DESCRIPTION	EXPLANATION
CMD4 (03H)	7	_	reserved	-
control	6	_	reserved	-
	5	MMU	soft mute function; note 7	0 = OFF; 1 = ON
	4 and 3	QU1 and QU0	in-band noise shaper	00 = 16-bit; 01 = 20-bit; 10 = 16-bit INS; 11 = 18-bit INS
	2	NSD	dither Bitstream digital filter; note 8	0 = OFF; 1 = ON
	1	DLO	symmetrical Bitstream output	0 = OFF; 1 = ON
	0	SSP	stop band suppression 64× filter; note 9	0 = 70 dB; 1 = 50 dB
CMD5 (04H) 7 and 6 DI22 and DI21 serial format DI2 input nput/output ormats		serial format DI2 input	$00 = I^2S; 01 = Japanese 16-bit;$ 10 = Japanese 18-bit; 11 = Japanese 20-bit	
ionnaid	5 and 4	DO22 and DO21	serial format DO2 output	00 = I <sup>2</sup> S; 01 = Japanese 16-bit; 10 = Japanese 18-bit; 11 = reserved
	3 and 2	DO12 and DO11	serial format DO1 output	$00 = I^2S; 01 = Japanese 16-bit;$ 10 = Japanese 18-bit; 11 = 3-stated
	1	DO1M	DO1 master/slave selector	0 = master; 1 = slave
	0	FOT	FO output 3-state selector	$0 = I^2S; 1 = 3$ -stated
CMD6 (05H)	7	GAIN7	GAIN7 to GAIN0: gain of the	some examples:
	6	GAIN6	GCM block <sup>(10)</sup> ; maximum = 2;	11111111 = ×2 (maximum)
	5	GAIN5	step = $\frac{1}{128}$	10000000 = ×1 01111111 = ×0.992
	4	GAIN4	]	00000001 = ×0.0078
	3	GAIN3		
	2	GAIN2	]	
	1	GAIN1	]	
	0	GAIN0	]	

#### Notes

- 1. In the SLAVE-VCXO mode, the PLL should be fixed in state 2 until locked.
- 2. A mode change will always invoke a restart of the GDIN.
- At power-on the DO1 and FO outputs are '3-state' to avoid I<sup>2</sup>S bus conflicts. This bit overrides the serial I/O control bits.
- 4. A MRS or hardware reset clears all command registers, also the MRS flag itself.
- 5. See Section "Data path switching" for possible settings of the data path switches in the different modes.
- 6. Set all reserved flags to 0.
- 7. Setting MMU starts a soft-mute from current gain value to 0 by  $1_{128}$  per input sample. Clearing MMU starts the inverse process from 0 to current gain value.
- 8. To prevent idle patterns in the audio band, it is strongly advised to add out-of-band dither by setting control bit NSD.
- 9. Set this bit for 32 kHz input sources.
- 10. Use '01111111' for normal operation to avoid pass band ripple clipping.

#### Data path switching

All data path switches are freely controllable, although not all combinations make sense in the different operating modes. Table 11 shows the preferred settings of the CMD3 control register.

REGISTER	BIT	FLAG	DATA PATH SWITCH	SRC <sup>(1)</sup>	SLAVE <sup>(1)</sup>	AD/DA <sup>(1)</sup>
CMD3 (02H)	7	DSO	DO1 output selector; note 2	0	А	А
data path	6	_	reserved	_	_	_
	5	FOS	FO output selector; note 2	A	A	А
	4	DI2	FIFO input selector	А	А	А
	3	DNI	input selector 128× filter	0	1	1
	2	_	reserved	_	_	_
	1	AOS	AOL and AOR output selector	А	А	А
	0	DO2	DO2 output selector	0	А	А

Table 11 Preferred settings of the CMD3 control register

#### Notes

- 1. Level 0 or 1 indicates to set the flag in this position. A = application dependent.
- When the output of the internal ADIC is fed directly to DO1 or FO, the serial output format is I<sup>2</sup>S, the word select jitters (by one 384f<sub>so</sub> clock cycle) and the number of bit clocks per word select is not fixed.

#### STAND-ALONE CONTROL

When pin SA is HIGH, the GDIN operates under stand-alone control. Some basic settings can be controlled in this event by changing the level at the control pins. Table 12 shows which command bits are pin-controllable during stand-alone operation. The command bits which are not pin-controllable are automatically set to their appropriate value in accordance with the selected mode (SRC or AD/DA). All control bits not shown get the value 0 in the event of stand-alone control.

REGISTER	FLAG	PIN	DESCRIPTION	EXPLANATION
CMD1 (00H) ADIC control	DI11	FSL	ADIC input selector	0 = DI1S; 1 = DI1O
CMD2 (01H) loop and mode control	MS0	DI1D	mode selector; note 1	0 = SRC mode; 1 = AD/DA mode
	RTR	_	enable 3-state outputs; note 2	RTR is always 1 in stand-alone mode
CMD3 (02H) data path	DI2	DA	FIFO input selector	0 = FOW, FOD and FOC; 1 = DI2W, DI2D and DI2C
	DNI	_	input selector 128× filter	SRC mode = 0: variable hold; AD/DA mode = 1: AIL/AIR
CMD4 (03H)	QU0/QU1	CL	in-band noise shaper	0 = 20 bit; 1 = 16 bit INS
control	NSD	LD	dither Bitstream digital	0 = OFF; 1 = ON
CMD6 (05H)	GAIN	_	gain of the FIFO/GAIN block	gain = 01111111 = ×0.992

#### Table 12 Command registers

#### Notes

1. When the device operates in stand-alone control, only the SRC mode and AD/DA mode are available.

2. This means that all 3-state outputs are permanently enabled during stand-alone operation.

### TDA1373H

#### LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>DD</sub>	supply voltage		-0.5	-	+6.5	V
I <sub>DD</sub>	supply current		-	-	200	mA
Vi	input voltage		-0.5	-	V <sub>DD</sub> + 0.5	V
I <sub>i(max)</sub>	maximum input current		-	-	10	mA
I <sub>o(max)</sub>	maximum output current		-	-	10	mA
P <sub>tot</sub>	total power dissipation		-	1030	-	mW
T <sub>stg</sub>	storage temperature		-65	-	+150	°C
T <sub>amb</sub>	operating ambient temperature		0	-	+70	°C
V <sub>es</sub>	electrostatic handling	HBM; note 1	-3000	-	+3000	V
		MM; note 2	-300	_	+300	V

#### Notes

- 1. Human Body Model (HBM): C = 100 pF; R = 1.5 k $\Omega$ ; 3 zaps positive and 3 zaps negative.
- 2. Machine Model (MM): C = 200 pF; L = 2.5  $\mu$ H; R = 25  $\Omega$ ; 3 zaps positive and 3 zaps negative.

#### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
R <sub>th j-a</sub>	thermal resistance from junction to ambient in free air	46	K/W

# TDA1373H

#### CHARACTERISTICS

 $V_{DD}$  = 5 V ±10%;  $T_{amb}$  = 0 to +70 °C;  $C_L$  = 50 pF; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply		-	1	-1	1	-1
V <sub>DD</sub>	supply voltage		-0.5	_	6.5	V
I <sub>DDD</sub>	digital supply current		-	148	180	mA
I <sub>DDA1</sub>	analog supply current IEC 958 data slicer		-	0.65	1	mA
I <sub>DDA4</sub>	analog supply current clock oscillator		_	4	6	mA
P <sub>tot</sub>	total power dissipation	f <sub>so</sub> = 44.1 kHz	-	775	-	mW
I <sub>q(tot)</sub>	total quiescent supply current	T <sub>amb</sub> = 25 °C; note 2	-	-	10	μA
DC charac	cteristics					
INPUT PINS	TYPE HPP01 (AIL, AIR, CLI, TST2, TST1	, SA, LD, CL, DI2D	, DI1D AND DI	110)		
V <sub>IL</sub>	LOW level input voltage		_	_	0.3V <sub>DD</sub>	V
VIH	HIGH level input voltage		0.7V <sub>DD</sub>	-	-	V
I <sub>IL</sub>	input leakage current		-	_	1.0	μA
INPUT PIN T	TYPE HPP07 (SCHMITT-TRIGGER; RST)		•			
V <sub>IL</sub>	LOW level input voltage		_	-	$0.2V_{DD}$	V
VIH	HIGH level input voltage		0.8V <sub>DD</sub>	_	-	V
V <sub>hys</sub>	hysteresis voltage		_	0.33V <sub>DD</sub>	_	V
I <sub>IL</sub>	input leakage current		_	-	1.0	μA
INPUT PIN D	DI1S (IEC 958 INPUT)					
V <sub>IL</sub>	LOW level input voltage		-	-	0.3V <sub>DD</sub>	V
VIH	HIGH level input voltage		0.7V <sub>DD</sub>	_	-	V
li	input current		-	-	1.9	mA
	NS TYPE OPF40 (DO2C, AOL1, DO2D, AO NA OUTPUTS)	R1, DO2W, CLO1,	CLO2, CLO3	, CLO4, BS,	CEN, CUS	S, MU AND
V <sub>OL</sub>	LOW level output voltage		_	_	0.5	V
V <sub>OH</sub>	HIGH level output voltage		V <sub>DD</sub> - 0.5	-	-	V
	N TYPE OPF20 (EM; 2 mA OUTPUT)		•			
V <sub>OL</sub>	LOW level output voltage		-	_	0.5	V
V <sub>OH</sub>	HIGH level output voltage		V <sub>DD</sub> – 0.5	-	-	V
	NS TYPE OPF43 (CLD, DO1D, FOW, FOD	AND FOC; 4 mA 3-	STATE OUTPUT	s)		
V <sub>OL</sub>	LOW level output voltage		_	-	0.5	V
V <sub>OH</sub>	HIGH level output voltage		V <sub>DD</sub> – 0.5	-	-	V
I <sub>OZ</sub>	3-state leakage current		-	-	5.0	μA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
INPUT/OUT	PUT PINS TYPE HOF21 (FSL, DI2W AND DI2	C; 2 mA OUTPUTS)		-	- !	1
V <sub>IL</sub>	LOW level input voltage		-	_	0.3V <sub>DD</sub>	V
VIH	HIGH level input voltage		0.7V <sub>DD</sub>	_	_	V
I <sub>OZ</sub>	3-state leakage current		-	_	5.0	μA
V <sub>OL</sub>	LOW level output voltage		-	_	0.5	V
V <sub>OH</sub>	HIGH level output voltage		$V_{DD} - 0.5$	_	_	V
INPUT/OUT	PUT PINS TYPE HOF41 (DA, DO1W AND DO	1C; 4 mA OUTPUTS	)			
V <sub>IL</sub>	LOW level input voltage		-	_	0.3V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH level input voltage		0.7V <sub>DD</sub>	_	_	V
I <sub>OZ</sub>	3-state leakage current		-	_	5.0	μA
V <sub>OL</sub>	LOW level output voltage		-	_	0.5	V
V <sub>OH</sub>	HIGH level output voltage		$V_{DD} - 0.5$	_	_	V
Character	istics per block and pin; note 1					
INPUT PINS	TYPE HPP01 AND HPP07					
Ci	input capacitance		-	10	_	pF
t <sub>r</sub>	rise time (unless otherwise specified)		_	_	T <sub>cy</sub>	ns
t <sub>f</sub>	fall time (unless otherwise specified)		-	_	T <sub>cy</sub>	ns
OUTPUT PII	NS TYPE OPF40 AND OPF43					
t <sub>r</sub>	rise time (unless otherwise specified)		-	5	10	ns
t <sub>f</sub>	fall time (unless otherwise specified)		_	5	10	ns
CRYSTAL O	SCILLATOR					
9 <sub>m</sub>	mutual conductance		0.007821	_	0.03913	mA/V
Z <sub>O</sub>	output impedance		405	_	3200	Ω
I <sub>IL</sub>	input leakage current		-	_	1.0	μA
Cl	input capacitance		-	3.1	_	pF
Co	output capacitance		-	_	18	pF
V <sub>IL</sub>	LOW level input voltage		-	_	0.3V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH level input voltage		0.7V <sub>DD</sub>	_	_	V
IEC 958 IN	TERFACE (FOR TIMING SEE SECTION 13 OF R	EFERENCE 1 IN CHA	PTER "Refere	ences")		
V <sub>i(p-p)</sub>	AC input voltage (peak-to-peak value)		0.2	_	V <sub>DD</sub>	V
Ci	input capacitance		-	25	-	pF

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
SERIAL INP	UT INTERFACES (see Fig.7)	1	1		- I	ļ
t <sub>r</sub>	rise time (unless otherwise specified)		-	-	25	ns
t <sub>f</sub>	fall time (unless otherwise specified)		-	-	25	ns
t <sub>suDAT</sub>	set-up time data (D) to clock (C)		T <sub>cy</sub>	_	_	ns
t <sub>hDAT</sub>	hold time data (D) to clock (C)		0	-	_	ns
t <sub>suWS</sub>	set-up time word select (W) to clock (C)		T <sub>cy</sub>	-	_	ns
t <sub>hWS</sub>	hold time word select (W) to clock (C)		0	-	_	ns
Т <sub>ВСК</sub>	clock period time	see Table 3	-	1/f <sub>BCK</sub>	_	ns
t <sub>HB</sub>	bit clock HIGH time		T <sub>cy</sub>	-	_	ns
t <sub>LB</sub>	bit clock LOW time		T <sub>cy</sub>	-	_	ns
SERIAL OUT	FPUT INTERFACES		•	•		-
t <sub>r</sub>	rise time (unless otherwise specified)		-	-	10	ns
t <sub>f</sub>	fall time (unless otherwise specified)		-	-	10	ns
t <sub>suDAT</sub>	set-up time data (D) to clock (C)		0.5t <sub>BCK</sub>	_	_	ns
t <sub>hDAT</sub>	hold time data (D) to clock (C)		T <sub>cy</sub>	-	_	ns
t <sub>suWS</sub>	set-up time word select (W) to clock (C)		0.5t <sub>BCK</sub>	-	_	ns
t <sub>hWS</sub>	hold time word select (W) to clock (C)		T <sub>cy</sub>	-	-	ns
Т <sub>ВСК</sub>	clock period time	see Table 3	-	1/f <sub>BCK</sub>	-	ns
t <sub>HB</sub>	bit clock HIGH time		0.4t <sub>BCK</sub>	-	-	ns
t <sub>LB</sub>	bit clock LOW time		0.4t <sub>BCK</sub>	-	-	ns
BITSTREAM	INPUTS AIL AND AIR (see Fig.8)	•	•	•	•	
t <sub>d1</sub>	delay time after HIGH-to-LOW clock transition		-	-	100	ns
BITSTREAM	OUTPUTS AOL1, AOR1 AND CLD (see Fig.	8)	·	·	·	
t <sub>r</sub>	data output rise time		-	10	15	ns
t <sub>f</sub>	data output fall time		-	10	15	ns
t <sub>su</sub>	data output set-up time		0	-	-	ns
t <sub>h</sub>	data output hold time		25	_	_	ns
t <sub>r</sub>	clock output rise time		-	5	10	ns
t <sub>f</sub>	clock output fall time		-	5	10	ns
t <sub>CH</sub>	clock output HIGH time		40	-	-	ns
t <sub>CL</sub>	clock output LOW time		40	_	_	ns

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
MICROCON	TROLLER INTERFACE (see Fig.13)	I	1		1	-
T <sub>cyCL</sub>	CL cycle time		6T <sub>cv</sub>	_	_	ns
t <sub>HCL</sub>	CL HIGH time		3T <sub>cy</sub>	-	-	ns
t <sub>LCL</sub>	CL LOW time		3T <sub>cy</sub>	-	-	ns
t <sub>suLC</sub>	set-up time LD to CL	write operation	9T <sub>cy</sub>	_	_	ns
t <sub>hLC</sub>	hold time LD to CL	write operation	3T <sub>cy</sub>	_	_	ns
t <sub>LD1</sub>	write pulse period LD		3T <sub>cy</sub>	-	_	ns
T <sub>cyLD</sub>	LD cycle time	read operation	3T <sub>cy</sub>	_	_	ns
t <sub>hLC</sub>	hold time LD to CL	read operation	3T <sub>cy</sub>	-	_	ns
t <sub>LD2</sub>	read enable LD pulse period		6T <sub>cy</sub>	-	_	ns
t <sub>suDC</sub>	set-up time DA to CL	write operation	T <sub>cy</sub>	_	_	ns
t <sub>hDC</sub>	hold time DA to CL	write operation	3T <sub>cy</sub>	-	_	ns
t <sub>suDC</sub>	set-up time DA to CL	read operation	T <sub>cy</sub>	-	_	ns
t <sub>hDC</sub>	hold time DA to CL	read operation	3T <sub>cy</sub>	_	_	ns
OUTPUT PI	NS CUS, CEN AND BS (see Fig.11)	I				
Channel s	tatus or channel mode					
T <sub>cyBS</sub>	BS cycle time		-	$192 \times \frac{1}{f_{si}}$	-	ms
t <sub>CEN</sub>	CEN enable time		_	1/2fsi	_	μs
t <sub>LCEN</sub>	CEN LOW time		1.5	-	_	μs
t <sub>suBC</sub>	set-up time BS to CEN		1.5	-	_	μs
t <sub>hBC</sub>	hold time BS to CEN		8	_	_	μs
t <sub>suCC</sub>	set-up time CUS to CEN		1.5	-	_	μs
t <sub>hCC</sub>	hold time CUS to CEN		8	-	_	μs
CD-Q sub	code demodulation mode			- 1		
T <sub>cyBS(CD)</sub>	frame sync BS cycle time		-	13.3	-	ms
t <sub>HBS(CD)</sub>	frame sync BS HIGH time		-	408	-	μs
t <sub>CEN</sub>	CEN enable time		-	136	-	μs
t <sub>HCEN(CD)</sub>	CEN enable HIGH time		-	¹∕₂f <sub>si</sub>	-	ms
t <sub>suBSCEN</sub>	set-up time BS to CEN		8	_	_	μs
t <sub>suCC(CD)</sub>	set-up time CUS to CEN		1.5	-	-	μs
t <sub>hCC(CD)</sub>	hold time CUS to CEN		8	_	_	μs

### TDA1373H

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
RESET						
t <sub>PWRES</sub>	reset pulse width		10T <sub>cy</sub>	_	-	ns
t <sub>iRES</sub>	internal reset time after reset pulse		_	_	40T <sub>cy</sub>	ns

#### Notes

- 1. Most timing specifications are referenced to the system clock  $T_{cy} = \frac{1}{384} f_{so}$ .
- 2. The (I<sub>DD</sub>) quiescent current is checked on as much active gate area as possible, therefore outputs are chosen reference. Each output is I<sub>DD</sub> tested in HIGH and LOW state. The minimum number of test vectors on which I<sub>DD</sub> quiescent current is tested is 2 and the maximum is N + 1 (N = number of outputs). These test vectors also define fixed conditions in the core. I<sub>DD</sub> quiescent current test is not allowed on test vectors which may result in additional quiescent current caused by pull-up/down resistors, I/Os, internal bus-structures, etc. In total this I<sub>DD</sub> quiescent current test contributes highly to the (functional) fault coverage.

#### QUALITY SPECIFICATION

• General quality in accordance with "SNW-FQ-611 part E" and can be found in the "Quality Reference Handbook" (order number 9398 510 63011).

#### REFERENCES

- 1. "Digital audio interface", first edition 1989-03 International standard "IEC 958".
- 2. *"I<sup>2</sup>S bus specification"*, release 2-86, Philips Export B.V. (order number 9398 332 10011).

#### Product specification

# General Digital Input (GDIN)

#### **TEST DIAGRAM**



### TDA1373H

#### PACKAGE OUTLINE

#### QFP64: plastic quad flat package;



### TDA1373H

#### SOLDERING

#### Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"IC Package Databook"* (order code 9398 652 90011).

#### **Reflow soldering**

Reflow soldering techniques are suitable for all QFP packages.

The choice of heating method may be influenced by larger plastic QFP packages (44 leads, or more). If infrared or vapour phase heating is used and the large packages are not absolutely dry (less than 0.1% moisture content by weight), vaporization of the small amount of moisture in them can cause cracking of the plastic body. For more information, refer to the Drypack chapter in our *"Quality Reference Handbook"* (order code 9398 510 63011).

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

#### Wave soldering

Wave soldering is **not** recommended for QFP packages. This is because of the likelihood of solder bridging due to closely-spaced leads and the possibility of incomplete solder penetration in multi-lead devices. If wave soldering cannot be avoided, the following conditions must be observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The footprint must be at an angle of 45° to the board direction and must incorporate solder thieves downstream and at the side corners.

#### Even with these conditions, do not consider wave soldering the following packages: QFP52 (SOT379-1), QFP100 (SOT317-1), QFP100 (SOT317-2), QFP100 (SOT382-1) or QFP160 (SOT322-1).

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

#### **Repairing soldered joints**

Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

#### Product specification

### General Digital Input (GDIN)

### TDA1373H

#### DEFINITIONS

Data sheet status				
Objective specification	ective specification This data sheet contains target or goal specifications for product development.			
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.			
Product specification	This data sheet contains final product specifications.			
Limiting values				
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.				
Application information				

Where application information is given, it is advisory and does not form part of the specification.

#### LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

# TDA1373H

NOTES

# TDA1373H

NOTES

# TDA1373H

NOTES

# Philips Semiconductors – a worldwide company

Argentina: see South America Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. +61 2 9805 4455, Fax. +61 2 9805 4466 Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 1 60 101, Fax. +43 1 60 101 1210 Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 200 733, Fax. +375 172 200 773 Belgium: see The Netherlands Brazil: see South America Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 689 211, Fax. +359 2 689 102 Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800 234 7381, Fax. +1 708 296 8556 China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +852 2319 7888, Fax. +852 2319 7700 Colombia: see South America Czech Republic: see Austria Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. +45 32 88 2636, Fax. +45 31 57 1949 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 615 800, Fax. +358 615 80920 France: 4 Rue du Port-aux-Vins, BP317, 92156 SURESNES Cedex, Tel. +33 1 40 99 6161, Fax. +33 1 40 99 6427 Germany: Hammerbrookstraße 69, D-20097 HAMBURG, Tel. +49 40 23 52 60, Fax. +49 40 23 536 300 Greece: No. 15, 25th March Street, GR 17778 TAVROS, Tel. +30 1 4894 339/911, Fax. +30 1 4814 240 Hungary: see Austria India: Philips INDIA Ltd, Shivsagar Estate, A Block, Dr. Annie Besant Rd. Worli, MUMBAI 400 018, Tel. +91 22 4938 541, Fax. +91 22 4938 722 Indonesia: see Singapore Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000, Fax. +353 1 7640 200 Israel: RAPAC Electronics, 7 Kehilat Saloniki St, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 648 1007 Italy: PHILIPS SEMICONDUCTORS, Piazza IV Novembre 3, 20124 MILANO, Tel. +39 2 6752 2531, Fax. +39 2 6752 2557 Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108, Tel. +81 3 3740 5130, Fax. +81 3 3740 5077 Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3 750 5214, Fax. +60 3 757 4880 Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905, Tel. +1 800 234 7381, Fax. +1 708 296 8556 Middle East: see Italy

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Tel. +31 40 27 83749, Fax. +31 40 27 88399 New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +64 9 849 4160, Fax. +64 9 849 7811 Norway: Box 1, Manglerud 0612, OSLO, Tel. +47 22 74 8000. Fax. +47 22 74 8341 Philippines: Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474 Poland: UI. Lukiska 10, PL 04-123 WARSZAWA, Tel. +48 22 612 2831, Fax. +48 22 612 2327 Portugal: see Spain Romania: see Italy Russia: Philips Russia, UI. Usatcheva 35A, 119048 MOSCOW, Tel. +7 095 926 5361, Fax. +7 095 564 8323 Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. +65 350 2538, Fax. +65 251 6500 Slovakia: see Austria Slovenia: see Italv South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000, Tel. +27 11 470 5911, Fax. +27 11 470 5494 South America: Rua do Rocio 220, 5th floor, Suite 51, 04552-903 São Paulo, SÃO PAULO - SP, Brazil, Tel. +55 11 821 2333, Fax. +55 11 829 1849 Spain: Balmes 22, 08007 BARCELONA, Tel. +34 3 301 6312, Fax. +34 3 301 4107 Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM, Tel. +46 8 632 2000, Fax. +46 8 632 2745 Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Tel. +41 1 488 2686, Fax. +41 1 481 7730 Taiwan: PHILIPS TAIWAN Ltd., 23-30F, 66 Chung Hsiao West Road, Sec. 1, P.O. Box 22978, TAIPEI 100, Tel. +886 2 382 4443, Fax. +886 2 382 4444 Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd., 209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260, Tel. +66 2 745 4090, Fax. +66 2 398 0793 Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL, Tel. +90 212 279 2770, Fax. +90 212 282 6707 Ukraine: PHILIPS UKRAINE, 2A Akademika Koroleva str., Office 165, 252148 KIEV, Tel. +380 44 476 0297/1642, Fax. +380 44 476 6991 United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. +44 181 730 5000, Fax, +44 181 754 8421 United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. +1 800 234 7381, Fax. +1 708 296 8556 Uruguay: see South America Vietnam: see Singapore

Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD, Tel. +381 11 825 344, Fax.+381 11 635 777

For all other countries apply to: Philips Semiconductors, Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

© Philips Electronics N.V. 1996

SCA50

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

517021/50/03/pp40

Date of release: 1996 Jul 17

Document order number: 9397 750 00927

Let's make things better.



