INTEGRATED CIRCUITS



Preliminary specification File under Integrated Circuits, IC01 April 1996

Philips Semiconductors





TDA1318

FEATURES

- Differential inputs for a low-power head configuration
- Low-noise current sources for the sense currents of the DCC head
- Reduced power consumption by separate on/off switching of the circuits and sense current of the DCC and CC parts of the IC
- The IC can be used with both the first and second generation DCC digital signal processing ICs
- High-impedance outputs in the OFF state so that the outputs of the ICs can be connected in parallel for dual decks or for decks with electrical auto-reverse heads
- AGC of DCC preamplifiers (can be switched off)
- Possibility of analog audio via DCC preamplifiers (analog via digital readers, ADR mode)
- Single 5 V supply.



GENERAL DESCRIPTION

The TDA1318 amplifies, filters and multiplexes signals arriving from magneto-resistive thin film heads (MRHs) which are suitable for DCC (Digital Compact Cassette) and CC (Compact Cassette) systems. The device also has current sources to provide sense currents through the DCC-MRHs and two amplifiers for magnetic feedback and biasing.

SYMBOL	PARAMETER	CO	NDITIO	NS ⁽¹⁾	MIN.	TYP.		UNIT
STIVIDOL	FARAMETER	CS	SD	ADR			MAX. 5.5 5.5 41 41 13 24.5 12 2.2 300 - +85	UNIT
V _{DD}	supply voltage	_	_	_	4.5	5.0	5.5	V
V _{CCM}	supply voltage feedback amplifiers	_	_	_	4.5	5.0	5.5	V
IDDDCC	supply current DCC mode (note 2)	1	1	0	-	31	41	mA
I _{DDDCCadr}	supply current DCC mode (ADR)	1	1	1	_	31	41	mA
IDDCC	supply current CC mode	1	0	0	-	9.7	13	mA
I _{DDCCadr}	supply current CC mode (ADR)	1	0	1	_	17.8	24.5	mA
I _{CCM}	supply current feedback amplifiers	1	1	1	-	8.5	12	mA
		1	0	0				
		1	0	1				
I _{DD}	supply current (ADC reference ON)	0	1	_	_	1.6	2.2	mA
I _{DD(Q)}	total quiescent current in OFF mode	0	0	-	-	-	300	μA
P _{tot}	total power dissipation, DCC mode	_	_	_	_	250	-	mW
T _{amb}	operating ambient temperature	_	-	_	-30	-	+85	°C

QUICK REFERENCE DATA

Notes

- 1. In the conditions column 0 = LOW; 1 = HIGH.
- 2. ADR = 1 when pin INL and/or INR is connected to V_{SS}.

TDA1318

ORDERING INFORMATION

EXTENDED TYPE		PACK	AGE	
NUMBER	PINS	PIN POSITION	MATERIAL	CODE
TDA1318H	44	QFP44S10 ⁽¹⁾	plastic	SOT307-2

Note

1. When using IR reflow soldering it is recommended that the Dry Packing instructions in the "Quality Reference Pocket book" (order number 9398 510 34011) are followed.

BLOCK DIAGRAM



PINNING

SYMBOL	PIN	DESCRIPTION
RDMUX	1	output for sampled and multiplexed auxiliary and main data signals
OUTX	2	auxiliary channel preamplifier output
MUXINX	3	auxiliary channel multiplexer input
DSENAD J1	4	adjustment pin for DCC sense current 1
DSENAD J2	5	adjustment pin for DCC sense current 2
DSENAD J3	6	adjustment pin for DCC sense current 3
VD14	7	reference voltage output DCC sense
DSEN1	8	DCC sense current output 1
DSEN2	9	DCC sense current output 2
DSEN3	10	DCC sense current output 3
INX0	11	auxiliary channel input/channel 0 input
IN01	12	channels 0 and 1 input
IN1	13	channel 1 input
INX25	14	channels AUX, 2 and 5 input
IN23	15	channels 2 and 3 input
IN34	16	channels 3 and 4 input
IN4	17	channel 4 input
IN56	18	channels 5 and 6 input
IN67	19	channels 6 and 7 input
IN7	20	channel 7 input
V14	21	reference voltage output for DCC/analog inputs
OUTR	22	right channel analog output

SYMBOL	PIN	DESCRIPTION
INMFR	23	right channel feedback amplifier input
MFR1	24	right channel feedback amplifier output 1
INR	25	right channel analog input
MFR2	26	right channel feedback amplifier output 2
INRL	27	right/left channel analog input
V _{EEM}	28	ground for feedback amplifiers
V _{CCM}	29	positive supply for feedback amplifiers
MFL2	30	left channel feedback amplifier output 2
INL	31	left channel analog input
MFL1	32	left channel feedback amplifier output 1
INMFL	33	left channel feedback amplifier input
OUTL	34	left channel analog output
VA14	35	reference voltage output CC sense
V33	36	ADC reference voltage output
SD	37	select DCC part input
V _{DD}	38	positive supply voltage
V _{SS}	39	ground
RDCLK	40	read clock input
RDSYNC	41	read sync pulse input
CS	42	chip select input
AGC	43	AGC time constant
VBIAS	44	DCC preamplifier control voltage

TDA1318

DCC read amplifier



FUNCTIONAL DESCRIPTION

DCC data amplifiers

For DCC operation the TDA1318 has eight channels for the main data and one channel for the auxiliary data. The eight main data channels have low-noise preamplifiers, pre-equalisation for frequencies from 1 kHz to 50 kHz (1st order high-pass filter, –3 dB point 75 kHz) and low-pass filtering for anti-aliasing (2nd order active, –3 dB point 120 kHz). The auxiliary channel has a preamplifier with a flat frequency response. A continuous output (OUTX) is available for this channel. All inputs are differential and must be AC-coupled to the MRHs. The inputs are internally biased by V14.

Automatic gain control

The DCC part is equipped with an AGC circuit which diminishes the gain of the DCC preamplifiers when the level at output RDMUX exceeds a preset value.

In this way, an optimum voltage swing at the RDMUX output is obtained. The response time of the AGC can be set by an external capacitor at pin 43. There is a fixed relation between the source and sink current at this pin. This results in a fixed relationship between decay and recovery time of the gain. The AGC can be switched off by connecting pin 43 to V_{SS} . In this condition the preamplifier gains are maximum, as specified in Chapter "Characteristics".

Multiplexer

A multiplexing circuit switches the nine digital channels sequentially to the output. The AUX data is switched to the output buffer during two clock periods, the eight main data channels are all sampled for one clock period. The effective sample frequency is one tenth of the clock frequency at RDCLK. Multiplexer timing is illustrated in Fig.4.

TDA1318

Analog amplifiers

For Compact Cassette operation the TDA1318 has two low-noise preamplifiers, and two amplifiers for the magnetic feedback current. The analog amplifier inputs are differential, and must be AC-coupled to the MRHs. The analog inputs are internally biased by V14.

When one of the analog inputs, INL or INR, is connected to V_{SS} the circuit is set to the ADR mode. In this condition the analog amplifiers are switched OFF and four DCC preamplifiers are available for amplification of the left and right analog signals.

Feedback amplifiers

Two feedback amplifiers are available for driving a coil in the MRH, thus providing a feedback loop in order to improve the linearity of the analog audio response. In the DCC mode the feedback amplifiers can be used for biasing the MRH (for ADR = 1).

Current and voltage sources

Separate, adjustable low-noise current sources are present for the sense currents of the DCC MRHs. The DC output voltages V14, VA14, VD14, and V33 are derived from an internal bandgap voltage reference source. VD14 is a reference voltage for the DCC sense current sources. VA14 (referenced to V_{SS}) can be used to control external sense current sources. V33 (referenced to V_{SS}) can be used as reference voltage for an analog-to-digital converter.

Modes of operation

The amplifiers and sense current circuits of the DCC and CC parts can be switched ON or OFF separately by the mode switch signals CS and SD. In addition, a connection of one of the analog inputs INL or INR to V_{SS} is recognized as the ADR mode, thereby providing amplification of audio signals by the DCC preamplifiers. This enables the use of heads containing only DCC readers as well as heads equipped with analog and DCC readers.

The data and analog output buffers have high-output impedance in the OFF state, thus allowing the outputs of ICs to be connected in parallel.

MODE	CS	SD	ADR	ТҮР. I _{DD} + I _{CCM} (mA)	MAX. I _{DD} + I _{CCM} (mA)
OFF	0	0	Х	<0.3	0.3
ADC reference only	0	1	Х	1.6	2.2
CC	1	0	0	18.2	25.0
CC via DCC inputs	1	0	1	26.3	36.5
DCC (analog and digital readers)	1	1	0	31.0	41.0
DCC (digital readers only)	1	1	1	39.5	53.0

Table 1Total supply current per mode.

TDA1318

Table 2Modes of operation.

MODE	CONTROL SIGNAL		DCC	DCC CC PART PART		ADC REF	OUTPUTS SWITCHED OFF	OUTPUTS ENABLED	
	CS	SD	ADR ⁽¹⁾	FARI	FARI	AMPS	REF	SWITCHED OFF	ENADLED
OFF	0	0	Х	off	off	off	off	OUTX; RDMUX; OUTL; OUTR	_
ADC reference only	0	1	Х	off	off	off	on	OUTX; RDMUX; OUTL; OUTR	V33
CC	1	0	0	off	on	on	off	OUTX; RDMUX	OUTL; OUTR
CC via DCC inputs	1	0	1	on ⁽²⁾	on ⁽³⁾	on	off	OUTX; RDMUX	OUTL; OUTR
DCC (analog and digital readers)	1	1	0	on	off	off	on	OUTL; OUTR	V33; OUTX; RDMUX
DCC (digital readers only)	1	1	1	on	off	on	on	OUTL; OUTR	V33; OUTX; RDMUX

Notes

- 1. ADR = 1 when pin INL and/or INR is connected to V_{SS} .
- 2. Preamplifiers only; AGC disabled.
- 3. Output stages only; VA14 off.

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{DD}	supply voltage	$V_{SS} = 0; V_{EEM} = 0$	-0.3	5.5	V
V _{CCM}	supply voltage feedback amplifiers		-0.3	5.5	V
ΔV	difference in ground potential between $V_{\mbox{\scriptsize SS}}$ and $V_{\mbox{\scriptsize EEM}}$		0	0	V
VI	voltage on any pin	V_{DD} + 0.5 < 5.5 V	0.3	V _{DD} + 0.5	V
I _{EEM}	maximum ground current (pin 28)		_	±120	mA
I _{CCM}	maximum supply current (pin 29)		_	±120	mA
l _n	maximum current on pins 24, 26, 30 and 32		_	±80	mA
I _{DD}	maximum supply current (pin 38)		_	±80	mA
I _{SS}	maximum ground current (pin 39)		-	±80	mA
I _{max}	maximum current on all other pins		_	±20	mA
P _{tot}	total power dissipation		-	350	mW
T _{stg}	storage temperature		-65	+150	°C
T _{amb}	operating ambient temperature		-30	+85	°C
V _{es}	electrostatic handling		-2000	+2000	V

TDA1318

THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
R _{th j-a}	from junction to ambient in free air	90 K/W

CHARACTERISTICS

 $V_{DD} = 5 \text{ V}; \text{ } V_{CCM} = 5 \text{ V}; \text{ } V_{SS} = V_{EEM} = 0 \text{ V}; \text{ } f_{clk} = 3.072 \text{ MHz}; \text{ } T_{amb} = 25 \text{ }^{\circ}\text{C}; \text{ } \text{ unless otherwise specified}.$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply		1			!	-
V _{DD}	supply voltage		4.5	5.0	5.5	V
V _{CCM}	supply voltage feedback amplifiers		4.5	5.0	5.5	V
IDDDCC	supply current DCC part	CS = 1; SD = 1; ADR = 0	21	31	41	mA
		CS = 1; SD = 1; ADR = 1	21	31	41	mA
IDDCC	supply current CC	CS = 1; SD = 0; ADR = 0	7	9.7	13	mA
	amplifiers	CS = 1; SD = 0; ADR = 1	12.5	17.8	24.5	mA
I _{CCM}	supply current feedback amplifiers	note 1	6.0	8.5	12	mA
I _{DD}	supply current (ADC reference ON)	CS = 0; SD = 1	1.1	1.6	2.2	mA
I _{tot}	total current in OFF state of I_{DD} and I_{CCM}	CS = 0; SD = 0	-	-	300	μA
V _{ref}	reference voltage for DCC inputs (pin 21)	I _o < -1 mA	1.3	1.4	1.5	V
	reference voltage for DCC sense (pin 7)	I _o < -20 μA	1.25	1.4	1.55	V
	reference voltage for CC sense (pin 35)	I _o < -20 μA	1.25	1.4	1.6	V
	reference voltage for ADC (pin 36)	I _o < -2.5 mA	3.2	3.3	3.4	V
DCC part	•	•	•			•
AMPLIFIER CHAN	NNEL 0 TO 7; NOTE 2					
G	amplifier gain	$f_i = 50 \text{ kHz}$	75	78	81	dB
		$f_i = 100 \text{ kHz}$	75	80	83	dB
ΔG	relative gain	$f_i = 10 \text{ kHz}; \text{ note } 3$	-14	-12	-10	dB
		f _i = 300 kHz; note 3	-22	-12	-3	dB
Vo	DC output voltage	note 4	1.8	2.1	2.4	V
V _{os}	DC offset voltage between channels	note 4	-	-	300	mV
V _{n(ref)}	input referred noise voltage	$f_i = 50 \text{ kHz}; \text{ R}_{\text{source}} = 70 \Omega$	-	1.9	-	nV√Hz
$\Delta V_{n(ref)}$	3 × standard deviation in amplitude spread of input referred noise	$f_i = 50 \text{ kHz}; \text{ R}_{\text{source}} = 70 \Omega$	-	0.5	-	nV√Hz

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
THD	total harmonic distortion	f _i = 10 kHz; V ₁ = 0.5 V (RMS)	-	-40	-30	dB
Zi	input impedance to V _{SS}		8	11	-	kΩ
SR	supply rejection	f _i = 50 kHz; note 5	_	-18	-30	dB
α _{cs}	channel separation	f _i = 10 kHz	30	40	-	dB
AMPLIFIER AUXIL	IARY CHANNEL; CHANNEL X; NO	TE 2	•			•
G ₂	amplifier gain at pin 2	$f_i = 100$ Hz to 100 kHz	48	51	54	dB
G ₁	amplifier gain at pin 1	f _i = 100 Hz to 100 kHz; note 6	62	65	68	dB
V _{n(ref)}	input referred noise voltage	$f_i = 10 \text{ kHz}; \text{ R}_{\text{source}} = 70 \Omega$	-	1.9	-	nV√Hz
$\Delta V_{n(ref)}$	$3 \times$ standard deviation in amplitude spread of input referred noise	$f_i = 10 \text{ kHz}; \text{ R}_{\text{source}} = 70 \Omega$	-	0.5	-	nV√Hz
V _{2(rms)}	maximum output voltage (RMS value)	f _i = 10 kHz	0.5	-	-	V
THD	total harmonic distortion	f _i = 1 kHz; V ₁ = 0.5 V (RMS)	-	-40	-30	dB
SR	supply rejection	f _i = 1 kHz; note 5	-	-6	-15	dB
R _{L(DC)}	DC load to V_{SS} (pin 2)		10	_	-	kΩ
C _{L(AC)}	AC load to V_{SS} (pin 2)		_	_	100	pF
Zo	output impedance at pin 2 in OFF state	see Table 2	1	_	-	MΩ
OUTPUT BUFFER	: PIN 1 (RDMUX)					
V _{1(rms)}	maximum output voltage (RMS value)	$R_L = 2 k\Omega$	0.5	_	-	V
R _{L(DC)}	DC load to V _{SS}		2	_	-	kΩ
t _{set}	settling time	$R_L = 2 k\Omega; C_L = 100 pF;$ settling within 10 mV	-	100	150	ns
Zo	output impedance in OFF state	see Table 1	1	-	-	MΩ
V _{1(rms)}	AGC level (RMS value)	note 7	120	270	410	mV
ΔV_1	AGC voltage range		8	9.5	12	dB
I _{source}	AGC source current (pin 43)		-	80	-	μA
I _{sink}	AGC sink current (pin 43)		-	0.7	-	μA
SELECTED LOGIC	AND MODE SWITCH: PINS RDCL	K, RDSYNC, CS AND SD				
V _{IH}	HIGH level input voltage		2.2	-	5.0	V
V _{IL}	LOW level input voltage		0	-	1.0	V
ILI	input leakage current		-10	0	+10	μA
Ci	input capacitance	note 8	_	_	10	pF

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
t _{su}	set-up time RDCLK and RDSYNC	note 9	20	-	-	ns
t _h	hold time RDCLK and RDSYNC	note 9	20	-	-	ns
t _r	rise time	note 9	_	-	50	ns
V _{ADR}	ADR mode detection level (pins 25 and 31)		0	-	0.4	V
V _{TEST}	test mode detection level (pin 27)		0	-	0.4	V
SENSE CURRENT	SOURCE					
I _{DSEN(min)}	minimum output current	note 10	_	-	5	mA
I _{DSEN(max)}	maximum output current	note 11	20	-	-	mA
I _{no}	output noise current	note 11	-	20	-	pA√Hz
Zo	output impedance	I _{DSEN} = 10 mA	20	-	-	kΩ
CC part						
ANALOG AMPLIFI	ER					
G	amplifier gain	$f_i = 20$ Hz to 20 kHz	43	45	47	dB
V _{i(rms)}	input voltage level (RMS value)	f _i = 1 kHz	-	2.75	-	mV
V _{n(ref)}	input referred noise voltage	$f_i = 10 \text{ kHz};$ $R_{source} = 300 \Omega$	-	2.8	-	nV√Hz
$\Delta V_{n(ref)}$	$3 \times$ standard deviation in amplitude spread of input referred noise	$f_i = 10 \text{ kHz};$ $R_{source} = 300 \Omega$	_	1.0	_	nV√Hz
V _{o(rms)}	maximum output voltage (RMS value)	f _i = 1 kHz	0.5	-	-	V
THD	total harmonic distortion	$f_i = 1 \text{ kHz};$ $V_o = 0.5 \text{ V} (\text{RMS})$	-	-60	-50	dB
SR	supply rejection	f _i = 1 kHz; note 5	_	37	-	dB
α _{cs}	channel separation	f _i = 1 kHz	40	_	_	dB
R _{L(DC)}	DC load to V _{SS} (pins 22 and 34)		10	-	-	kΩ
C _{L(AC)}	AC load to V _{SS} (pins 22 and 34)		-	-	300	pF
Zo	output impedance in OFF state (pins 22 and 34)	see Table 2	1	-	-	MΩ
ANALOG INPUT V	IA DCC PREAMPLIFIERS		,			
G	amplifier gain	$f_i = 20$ Hz to 20 kHz	48	51	54	dB
V _{i(rms)}	input voltage level (RMS value)	f _i = 1 kHz	-	1.4	-	mV
V _{n(ref)}	input referred noise voltage	$f_i = 10 \text{ kHz}; \text{ R}_{\text{source}} = 70 \Omega$	-	1.9	-	nV√Hz

TDA1318

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$\Delta V_{n(\text{ref})}$	$3 \times$ standard deviation in amplitude spread of input referred noise	$f_i = 10 \text{ kHz}; \text{ R}_{\text{source}} = 70 \Omega$	-	0.5	-	nV√Hz
V _{o(rms)}	maximum output voltage (RMS value)	f _i = 1 kHz	0.5	-	-	V
THD	total harmonic distortion	$ f_i = 1 \text{ kHz}; \\ V_1 = 0.5 \text{ V (RMS)} $	-	-40	-30	dB
SR	supply rejection	f _i = 1 kHz; auxiliary data channel; see Fig.6	_	-6	-	dB
α _{cs}	channel separation	f _i = 1 kHz	40	-	_	dB
FEEDBACK AMPL	IFIER		·			·
I _{o(rms)}	maximum output current (RMS value)	note 12	30	-	-	mA
THD	total harmonic distortion	note 13	-	-60	-50	dB
В	bandwidth	note 14	50	_	_	kHz

Notes

- 1. CS = 1, SD = 1, ADR = 1; CS = 1, SD = 0, ADR = 0; CS = 1, SD = 0, ADR = 1; feedback amplifiers unloaded. The supply pins for the feedback amplifiers are pins 28 and 29. The supply pins for all other circuits are pins 38 and 39 (see Tables 1 and 2).
- 2. AGC circuit OFF (maximum gain; pin 43 connected to V_{SS}).
- 3. Gain relative to gain at $f_i = 50$ kHz. See Fig.5 for typical frequency response.
- 4. Difference between minimum and maximum DC level at the outputs of the data channels. To be measured at pin 1.
- 5. See Figs 6 and 7 for typical supply rejection.
- 6. Pin 2 AC-coupled to pin 3 via 100 nF capacitor.
- 7. Measured with a continuous sinewave of 10 kHz at pin 1, multiplexer in a fixed position. A 1 V (RMS) sinewave corresponds with a multiplexed DCC signal of 4.3 V (p-p).
- 8. Periodically sampled, not tested.
- 9. Timing relationship between the edges of RDCLK and RDSYNC is illustrated in Fig.3. Figure 4 illustrates the action of the multiplexer switches.
- 10. The output current can be adjusted by connecting a resistor between the adjust pin and V_{SS}. A 68 Ω resistor will produce 10 mA (typ.) through the MRHs (see Fig.9).
- 11. A resistor of 210 Ω connected between sense current output and V_{DD}; frequency range from 10 kHz to 100 kHz; sense current = 10 mA; pin 7 decoupled to V_{SS} by 10 μ F capacitor.
- 12. Closed loop; unity gain; $f_i = 1 \text{ kHz}$; THD < -45 dB; $R_L = 40 \Omega$; in accordance with Fig.10.
- 13. Closed loop; unity gain; $f_i = 1 \text{ kHz}$; 10 mA (RMS) output current into 40 Ω ; in accordance with Fig.10.
- 14. Closed loop; unity gain; -3 dB bandwidth; measured in test circuit of Fig.10.









TDA1318

DCC read amplifier



TEST INFORMATION

The circuit can be set to the TEST mode by connecting pin 27 to V_{SS}. In this configuration the multiplexer at pin 3 allows monitoring of the input stage and low-pass filter of each digital amplifier, and also allows input to the high-pass filter of the second stage. The test multiplexer operates in phase with the output multiplexer.

Measurement of the gain of the digital channels can be carried out in two steps: the gain from DCC input to pin 3, and the gain from pin 3 to pin 1.

Figure 8 illustrates how to use pin 3 in the test mode; $C_L < 20 \text{ pF}, R_L > 100 \text{ k}\Omega, C_i > 47 \text{ nF}, R_{\text{bias}} = 1 \text{ k}\Omega.$ The DC voltage, when driving pin 3, should be 0.7 V greater than the measured DC level at pin 3 in order to shut-off the emitter follower. The impedance of the sense current source outputs can be measured from the difference in sense current when applying different voltages to the sense current output. This voltage can vary from 1.5 V to V_{DD}. Figure 9 illustrates the principle of the sense current sources.

The feedback amplifiers consist of two operational amplifiers providing one input and a differential output with respect to the internal 2.5 V reference (see Fig.10).





APPLICATION INFORMATION



TDA1318

DCC read amplifier





TDA1318

PACKAGE OUTLINE



TDA1318

SOLDERING

Plastic quad flat-packs

BY WAVE

During placement and before soldering, the component must be fixed with a droplet of adhesive. After curing the adhesive, the component can be soldered. The adhesive can be applied by screen printing, pin transfer or syringe dispensing.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder bath is 10 s, if allowed to cool to less than 150 °C within 6 s. Typical dwell time is 4 s at 250 °C.

A modified wave soldering technique is recommended using two solder waves (dual-wave), in which a turbulent wave with high upward pressure is followed by a smooth laminar wave. Using a mildly-activated flux eliminates the need for removal of corrosive residues in most applications.

BY SOLDER PASTE REFLOW

Reflow soldering requires the solder paste (a suspension of fine solder particles, flux and binding agent) to be

applied to the substrate by screen printing, stencilling or pressure-syringe dispensing before device placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt, infrared, and vapour-phase reflow. Dwell times vary between 50 and 300 s according to method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 min at 45 °C.

REPAIRING SOLDERED JOINTS (BY HAND-HELD SOLDERING IRON OR PULSE-HEATED SOLDER TOOL)

Fix the component by first soldering two, diagonally opposite, end pins. Apply the heating tool to the flat part of the pin only. Contact time must be limited to 10 s at up to $300 \,^{\circ}$ C. When using proper tools, all other pins can be soldered in one operation within 2 to 5 s at between 270 and 320 $^{\circ}$ C. (Pulse-heated soldering is not recommended for SO packages.)

For pulse-heated solder tool (resistance) soldering of VSO packages, solder is applied to the substrate by dipping or by an extra thick tin/lead plating before package placement.

DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.

Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

TDA1318

NOTES

TDA1318

NOTES

TDA1318

NOTES

Philips Semiconductors – a worldwide company

Argentina: IEROD, Av. Juramento 1992 - 14.b, (1428) BUENOS AIRES, Tel. (541)786 7633, Fax. (541)786 9367 Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. (02)805 4455, Fax. (02)805 4466 Austria: Triester Str. 64, A-1101 WIEN, P.O. Box 213, Tel. (01)60 101-1236, Fax. (01)60 101-1211 Belgium: Postbus 90050, 5600 PB EINDHOVEN, The Netherlands, Tel. (31)40 783 749, Fax. (31)40 788 399 Brazil: Rua do Rocio 220 - 5th floor, Suite 51, CEP: 04552-903-SÃO PAULO-SP, Brazil. P.O. Box 7383 (01064-970). Tel. (011)821-2327, Fax. (011)829-1849 Canada: INTEGRATED CIRCUITS: Tel. (800)234-7381, Fax. (708)296-8556 DISCRETE SEMICONDUCTORS: 601 Milner Ave, SCARBOROUGH, ONTARIO, M1B 1M8, Tel. (0416)292 5161 ext. 2336, Fax. (0416)292 4477 Chile: Av. Santa Maria 0760, SANTIAGO, Tel. (02)773 816, Fax. (02)777 6730 Colombia: Carrera 21 No. 56-17, BOGOTA, D.E., P.O. Box 77621, Tel. (571)217 4609, Fax. (01)217 4549 Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. (032)88 2636, Fax. (031)57 1949 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. (9)0-50261, Fax. (9)0-520971 France: 4 Rue du Port-aux-Vins, BP317, 92156 SURESNES Cedex, Tel. (01)4099 6161, Fax. (01)4099 6427 Germany: P.O. Box 10 63 23, 20095 HAMBURG , Tel. (040)3296-0, Fax. (040)3296 213 Greece: No. 15, 25th March Street, GR 17778 TAVROS, Tel. (01)4894 339/4894 911, Fax. (01)4814 240 Hong Kong: 15/F Philips Ind. Bldg., 24-28 Kung Yip St., KWAI CHUNG, N.T. Tel. (0)4245 121, Fax. (0)4806 960 India: Philips Components Division, A Block Shivsagar Estate Worli Dr. Annie Besant Rd., Bombay 400 018 Tel. (022)4938 541, Fax. (022)4938 722 Indonesia: Philips House, Jalan H.R. Rasuna Said Kav. 3-4, P.O. Box 4252, JAKARTA 12950, Tel. (021)5201 122, Fax. (021)5205 189 Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. (01)640 000, Fax. (01)640 200 Italy: Viale F. Testi, 327, 20162 MILANO Tel. (02)6752.3358, Fax. (02)6752.3350 Japan: Philips Bldg 13-37, Kohnan2-chome, Minato-ku, TOKYO 108, Tel. (03)3740 5028, Fax. (03)3740 0580 Korea: (Republic of) Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. (02)794-5011, Fax. (02)798-8022 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. (03)750 5214, Fax. (03)757 4880 Mexico: Philips Components, 5900 Gateway East, Suite 200, EL PASO, TX 79905, Tel. 9-5(800)234-7381, Fax. (708)296-8556 Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Tel. (040)78 37 49, Fax. (040)78 83 99 New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. (09)849-4160, Fax. (09)849-7811 Norway: Box 1, Manglerud 0612, OSLO, Tel. (022)74 8000, Fax. (022)74 8341

Pakistan: Philips Markaz, M.A. Jinnah Rd., KARACHI 3, Tel. (021)577 039, Fax. (021)569 1832 Philippines: PHILIPS SEMICONDUCTORS PHILIPPINES Inc, 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. (02)810 0161, Fax. (02)817 3474 Portugal: Av. Eng. Duarte Pacheco 6, 1009 LISBOA Codex, Tel. (01)683 121, Fax. (01)658 013 Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. (65)350 2000, Fax. (65)251 6500 South Africa: 195-215 Main Road, Martindale, O. Box 7430, JOHANNESBURG 2000, Tel. (011)470-5911, Fax. (011)470-5494 Spain: Balmes 22, 08007 BARCELONA Tel. (03)301 6312, Fax. (03)301 42 43 Sweden: Kottbygatan 7, Akalla. S-164 85 STOCKHOLM, Tel. (0)8-632 2000, Fax. (0)8-632 2745 Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Tel. (01)488 2211, Fax. (01)481 7730 Taiwan: 23-30F, 66, Chung Hsiao West Road, Sec. 1, P.O. Box 22978, TAIPEI 10446, Tel. (2)382 4443, Fax. (2)382 4444 Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd., 60/14 MOO 11, Bangna - Trad Road Km. 3 Prakanong, BANGKOK 10260, Tel. (2)399-3280 to 9, (2)398-2083, Fax. (2)398-2080 Turkey: Talatpasa Cad. No. 5, 80640 GULTEPE/ISTANBUL, Tel. (0212)279 2770, Fax. (0212)269 3094 United Kingdom: Philips Semiconductors Limited, P.O. Box 65, Tel. (071)436 41 44, Fax. (071)323 03 42 United States: INTEGRATED CIRCUITS 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. (800)234-7381, Fax. (708)296-8556 DISCRETE SEMICONDUCTORS: 2001 West Blue Heron Blvd., P.O. Box 10330, RIVIERA BEACH, FLORIDA 33404, Tel. (800)447-3762 and (407)881-3200, Fax. (407)881-3300 Uruguay: Coronel Mora 433, MONTEVIDEO, Tel. (02)70-4044, Fax. (02)92 0601

For all other countries apply to: Philips Semiconductors, International Marketing and Sales, Building BAF-1, P.O. Box 218, 5600 MD, EINDHOVEN, The Netherlands, Telex 35000 phtcnl, Fax. +31-40-724825

SCD30 © Philips Electronics N.V. 1994

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

Philips Semiconductors



