

C-MOS 1M (131,072 X 8)-BIT MULTI PORT DYNAMIC RAM

-TOP VIEW-



A0 - A8 ; ADDRESS INPUTS
CAS ; COLUMN ADDRESS STROBE INPUT
DT/OE ; DATA TRANSFER INPUT/OUTPUT ENABLE INPUT
RAS ; ROW ADDRESS STROBE INPUT
SC ; SERIAL CLOCK INPUT
SE ; SERIAL ENABLE INPUT
SIO1 - SIO8 ; SERIAL DATA INPUTS/OUTPUTS
W1/IO1 - W8/IO8 ; WRITE MASK/DATA INPUTS/OUTPUTS
WB/WE ; WRITE BAR BIT INPUT/WRITE ENABLE INPUT

FUNCTION	RAS ₁				ADDRESS		W/IO		WRITE MASK
	CAS	DT/OE	WB/WE	SE	RAS ₁	CAS ₁	RAS ₁	CAS ₁ WE ₁	WM1
CAS BEFORE RAS REFRESH CYCLE	0	X	X	X	X	—	X	—	—
WRITE TRANSFER	1	0	0	0	ROW	TAP	X	X	—
ARTICIAL WRITE TRANSFER	1	0	0	1	ROW	TAP	X	X	—
READ TRANSFER	1	0	1	X	ROW	TAP	X	X	—
WRITE BAR BIT CYCLE	1	1	0	X	ROW	COLUMN	WM1	DIN	ROAD USE
READ/WRITE CYCLE	1	1	1	X	ROW	COLUMN	X	DIN	—

TAP ; SERIAL ACCESS MEMORY START ADDRESS

X ; DON'T CARE

0 ; LOW LEVEL

1 ; HIGH LEVEL

— ; NOT USE

