TOSHIBA BIPOLAR LINEAR INTEGRATED CIRCUIT SILICON MONOLITHIC


TA8667P, TA8667F

HORIZONTAL AFC IC

The TA8667P, TA8667F is generation of high-frequency clock synchronized with horizontal sync signal. (The TA8667P/F is H AFC IC for TC9086F (3DYCS), TC9097F (WAC).)

FEATURES


- Generate of Typ. 28MHz (1820fH) clock.
- Generate of vertical sync signal.
- Generate of composite sync signal.



Weight

DIP18-P-300-2.54D : 1.47g (Typ.) SSOP24-P-300-1.00B : 0.32g (Typ.)

BLOCK DIAGRAM



961001EBA2

- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.


 The products described in this document are subject to foreign exchange and foreign trade control laws.

 The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

 The information contained herein is subject to change without notice.

1997-11-05 1/13

TERMINAL CONNECTION DIAGRAM



TERMINAL FUNCTION

TA8667P PIN No.	TA8667F PIN No.	PIN NAME	TYP. DC VOLTAGE	I/O CIRCUIT	FUNCTION
1 2	1 2	V. Sepa IN H.V. Sepa IN	(6.0V)	V _{CC} 1	 V. Sepa IN: Inputs vertical sync signal separated from video signal. H.V. Sepa IN: Inputs horizontal and vertical sync signals separated from video signal.
3	5	C.S. OUT	I	Vcc1	 Outputs horizontal and vertical sync signals after wave shaping.
4	6	V. Sepa OUT	ı	V _{CC} 1	 Outputs vertical sync signal. Horizontal sync signal remains in V. Sepa OUT.

1997-11-05 2/13

TA8667P PIN No.	TA8667F PIN No.	PIN NAME	TYP. DC VOLTAGE	I/O CIRCUIT	FUNCTION
5	7	V. IN	_	500Ω V _{CC} 1	 Inputs the signal outputted from V. Sepa OUT after horizontal sync signal was removed.
6	8	V. OUT	_	V _{CC} 1	Outputs wave-shaped vertical sync signal.
7	10	H. ref IN	_	V _{CC} 1 U × 1 GND1	 Phase Comp Input. The reference input is the 15.7kHz signal derived through dividing the 2φSN OUT signal by N (1820~2426) with an external frequency divider (duty: 50%).
8	11	V. Mask IN	(L : 0V) (H : 5V)	VCC1 W 381	 Driving the V. Mask IN signal to high turns off the phase-comparison operation. Inputs the signal which masks serrated and equalizing pulses of video signal.
9	12	P.D. OUT	_	GND1 VCC1	• Connect on cutomas! filter
10	13	Bias	6V	V _{CC} 1	● Connect an external filter.


1997-11-05 3/13


TA8667P PIN No.	TA8667F PIN No.	PIN NAME	TYP. DC VOLTAGE	I/O CIRCUIT	FUNCTION
11	14	filter	6V	V _{CC} 1	• Connects an external filter.
12	17	GND1			
18	24	GND2			Power-supply voltage and
14	19	V _{CC} 1			GND.
15	20	V _{CC} ²			
13	18	2¢SN OUT	_	V _{CC} 2 V _{CC} 2 GND2	 Outputs the stable sin wave of N times the fH frequency.
16 17	22 23	VCO TANC	5.2V 5.2V	V _{CC} 2	 Sets the oscillating frequency by adjusting the value of external variable coil.
	3 4 9 15 16 21	NC			

MAXIMUM RATINGS (Ta = 25°C)

CHARACTER	STIC	SYMBOL	RATINGS	UNIT
Power Supply Volta	age	V _{CC} max	12	V
Input Signal Voltag	e	e _{in} max	6	V _{p-p}
Power	TA8667P	D-	1320	mW
Consumption	TA8667F	PD	830	IIIVV
Operating Tempera	ture	T _{opr}	− 20~70	°C
Storage Temperatu	re	T _{stg}	- 55∼150	°C

Ta-P_D





RECOMMENDED OPERATING CONDITION

PIN No.	PIN NAME	MIN.	TYP.	MAX.	UNIT
14	V _{CC} 1	8.5	9.0	9.5	\/
15	V _{CC} 2	0.5	9.0	9.5	\ \

1997-11-05 5/13

ELECTRICAL CHARACTERISTICS ($V_{CC} = 9.0V$, $T_a = 25^{\circ}C$) All the pin numbers in the below description are those of the TA8667P.

CHARACTERISTIC		SYMBOL	TEST PIN	TEST CONDITION (SEE "TEST CIRCUIT")	MIN.	TYP.	MAX.	UNIT
Operating Power Supply Voltage		vcc			8.1	9.0	9.9	V
Operating Power Supply Current		ICC			15	27	40	mA
Output Voltage	High Level	V _{OH} (1)	3,6	 Measure Voltages V3 and V6 of Pin 3 and Pin 6, respectively. Connect variable voltage source to Pin 2 and Pin 5. Change variable voltage source and measure voltages V3 and V6 when high. 	2.5	4.0	5.5	
		V _{OH} (2) 4 2) Connect variable voltage source to Pin 1. 3) Change variable voltage	source to Pin 1. 3) Change variable voltage source and measure voltage V4 when high.	7.0	_	8.3		
	Low Level	V _{OL} (1)	3,6	 Measure Voltages V3 and V6 of Pin 3 and Pin 6, respectively. Connect variable voltage source to Pin 2 and Pin 5. Change variable voltage source and measure voltages V3 and V6 when low. 		0.3	0.5	V
		V _{OL} (2)	4	 Measure Voltage V4 of Pin 4. Connect variable voltage source to Pin 1. Change variable voltage source and measure voltage V4 when low. 		0.3	0.5	
Input	High Level	V _{IH}	7,8		2.5	4.0	_	
Voltage	Low Level	V_{IL}	7,8		_	0.3	0.8	
Input	High Level	ΊΗ	7,8	Connect an ammeter to Pin 7 and Pin 8. $V_{IH} = 4.0V$.	_	_	20	μΑ
Current	Low Level	IIL	7,8	Connect an ammeter to Pin 7 and Pin 8. $V_{IL} = 0.3V$.	_	0	_	μΑ

1997-11-05 6/13

CHARACTERISTIC	SYMBOL	TEST PIN	TEST CONDITION (SEE "TEST CIRCUIT")	MIN.	TYP.	MAX.	UNIT
Sync Separator Input Sensitivity Current	INS	1,2	 Measure Voltage V4 (V3) of Pin 4 (Pin 3). Connect variable voltage source to Pin 1 (Pin 2) through an ammeter. Change variable voltage source and measure the current outflowed from Pin 1 (Pin 2) on the high to low transition of V4 (V3). 		23		μΑ
Oscillating Frequency	fo	13	1) SW1 : Off, SW2 : On 2) Measure the level of TP1 with counter.	.h	28.6 (Note 1)		MHz
osemating frequency			3) Adjust the value of the variable coil until it reaches 15.73kHz×N.	-	32.0 (Note 2)	_	
Output Level	v _o	13	Measure the level of TP1 at the time when fo is measured.	2.0	3.2	4.0	V _{p-p}
Output Jitter	™G	13	 Switch on SW1 in the same condition that fo is measured. Input the sync signal of 15.73kHz to Pin 2. Measure the output waveform of the frequency divider. 		14		ns

(Note 1) VCO TANC : TRF3518D used (Note 2) VCO TANC : TRF3503K used

CHARACTERISTIC	SYMBOL	TEST PIN	TEST CONDITION (SEE "TEST CIRCUIT")	MIN.	TYP.	MAX.	UNIT
Horizontal Frequency Phase Comparison Range2	f _c		 SW1 : Off, SW2 : On. Pin 2 : Open. Measure the frequency of TP1. Adjust the value of the variable coil until it reaches 15.73kHZ × N (f_O = 32.2MHz). SW1 : On Connect S.G* to Pin 2. Measure the power supply of TP2. Raise the S.G* frequency 			_	Hz
Horizontal Frequency Hold Range	fH		starting from around 13.6kHz and measure the frequency when PLL is locked. 8) Raise the S.G* frequency further and measure it when PLL is unlocked. 9) Lower the frequency and measure it when PLL is locked again. 10)Lower the frequency further and measure it when PLL is unlocked again (See Figure 1).				
C.S. OUT Delay Time (See Figure 2)	^t csd	3	Pin 2 63.5 µs t _{csd}	1	_	350	
H. ref IN - C.S. OUT Steady-State Phase Difference (See Figure 3)	^t afce	7	 Switch on SW1 in the same condition that fo is measured. Adjust the value of the variable coil until it reaches 15.73kHz×N (fo = 32.2MHz). Input the sync signal of 15.73kHz to Pin 2. Measure the signal waveforms of Pin 3 and Pin 7 simultaneously. 		_	± 350	ns

^{* :} S.G = Sync Generator

1997-11-05 8/13

Figure 1




Figure 2






Figure 3



1997-11-05 9/13

TEST CIRCUIT (Pin assignment for TA8667P)



Variable coil (VCO TANK) : Select an inductance suited for the oscillating frequency.

PRECAUTIONS

V. Mask IN (See Figure 4, "An example of V. Mask IN timing")


Driving the V. Mask IN signal to high stops phase-comparison operation.

Adjust the signal so that equalizing pulse of video signal and vertical sync signal are masked.

Masking some parts of horizontal sync signal and video signal do not cause a problem.

However, the rise and fall of V. Mask IN must not occur while horizontal sync signal and equalizing pulse are low - the time indicated with " \downarrow " in Figure 4, for example.

Figure 4 "An example of V. Mask IN timing"



1997-11-05 10/13


○ Example of VCO TANK Specification for 32MHz clock (TRF3503K)

```
When f=7.96MHz :  \begin{cases} L=2.35\mu\text{H (Varied within more than } \pm 15\%) \\ Q=47 \end{cases}
```

O Example of VCO TANK Specification for 28MHz clock (TRF3518D)

```
When f=7.96MHz : \begin{cases} L=3.5\mu\text{H (Varied within more than }\pm15\%\text{)} \\ Q=42 \end{cases}
```

SAMPLE APPLICATION 1 (Pin Assignment for TA8667P)




The above illustration shows an example for application and may require modification in constant and circuit for practical design.

1997-11-05 11/13

OUTLINE DRAWING

DIP18-P-300-2.54D

Unit: mm





Weight: 1.47g (Typ.)


Unit: mm


OUTLINE DRAWING

SSOP24-P-300-1.00B









Weight: 0.32g (Typ.)