

STV5348 STV5348/H - STV5348/T

MONOCHIP TELETEXT AND VPS DECODER WITH 8 INTEGRATED PAGES

- COMPLETE TELETEXT AND VPS DECODER INCLUDING AN 8 PAGE MEMORY ON A SIN-GLE CHIP
- UPWARD SOFTWARE COMPATIBLE WITH PREVIOUS SGS-THOMSON'S MULTICHIP SOLUTIONS (SAA5231, SDA5243, STV5345)
- PERFORM PDC SYSTEM A (VPS) AND PDC SYSTEM B (8/30/2) DATA STORAGE SEPA-RATLY
- DEDICATED "ERROR FREE" OUTPUT FOR VALID PDC DATA
- INDICATION OF LINE 23 FOR EXTERNAL USE
- SINGLE +5V SUPPLY VOLTAGE
- SINGLE 13.875MHz CRYSTAL
- REDUCED SET OF EXTERNAL COMPO-NENTS, NO EXTERNAL ADJUSTMENT
- OPTIMIZED NUMBER OF DIGITAL SIGNALS REDUCING EMC RADIATION
- HIGH DENSITY CMOS TECHNOLOGY
- DIGITAL DATA SLICER AND DISPLAY CLOCK PHASE LOCK LOOP
- 28 PIN DIP & SO PACKAGE



PIN CONNECTIONS



DESCRIPTION

The STV5348 decoder is a computer-controlled teletext device including an 8 page internal memory. Data slicing and capturing extracts the teletext information embedded in the composite video signal. Control is accomplished via a two wire serial I²C bus ®. Chip address is 22h. Internal ROM provides a character set suitable to display text using up to seven national languages. Hardware and software features allow selectable master/slave synchronization configurations. The STV5348 also supports facilities for reception and display of current level protocol data.

PIN DESCRIPTION

Pin N ^o	Symbol	Function	Description	Figure
1	CVBS	Input	Composite Video Signal Input through Coupling Capacitor	9
2	MA/SL	Input	Master/Slave Selection Mode	11
3	V _{DDA}	Analog Supply	+5V	-
4	POL	Input	STTV / LFB / FFB Polarity Selection	12
5	STTV/LFB	Output / Input	Composite Sync Output, Line Flyback Input	15
6	FFB	Input	Field Flyback Input	12
7	V _{SSD}	Ground	Digital Ground	-
8	R	Output	Video Red Signal	13
9	G	Output	Video Green Signal	13
10	В	Output	Video Blue Signal	13
11	RGBREF	Supply	DC Voltage to define RGB High Level	13
12	BLAN	Output	Fast Blanking Output TTL Level	15
13	COR	Output	Open Drain Contrast Reduction Output	15
14	ODD/EVEN	Output	25Hz Output Field synchronized for non-interlaced display	15
15	Y	Output	Open Drain Foreground Information Output	15
16	SCL	Input	Serial Clock Input	16
17	SDA	Input/ Output	Serial Data Input/Output	17
18	L23	Output	Line 23 Identification	15
19	DV	Output	VPS Data Valid	15
20	RESERVED	Test	To be connected to V _{SSD} through a resistor	15
21	VCR/TV	Input	PLL Time Constant Selection	15
22	V _{DDD}	Digital Supply	+5V	-
23	XTO	Crystal Output	Oscillator Output 13.875MHz	14
24	XTI	Crystal Input	Oscillator Input 13.875MHz	14
25	Vsso	Ground	Oscillator Ground	-
26	V _{SSA}	Ground	Analog Ground	-
27	TEST	Test	Grounded to V _{SSA}	11
28	CBLK	Input / Output	To connect Black Level Storage Capacitor	28

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{DD}	Positive Supply Voltage on V _{DDD} and V _{DDA}	- 0.3, 6.0	V
VI	Input Voltage (any input)	- 0.3, V _{DD} + 0.5	V
Vo	Output Voltage (any output)	- 0.3, V _{DD} + 0.5	V
ΔV_{DD}	Difference between V _{DDD} , V _{DDA}	0.25	V
Toper	Operating Ambient Temperature	0, + 70	°C
T _{stg}	Storage Temperature	- 40, + 150	°C

ELECTRICAL CHARACTERISTICS ($V_{DD} = 5V$, $V_{SS} = 0V$, $T_A = 25^{\circ}C$)

Symbol	Parameter	Min.	Тур.	Max.	Unit
SUPPLIES	1			1	
V _{DD}	Supply Voltage	4.75	5	5.25	V
I _{DDD}	V _{DDD} Pin Supply Current		30		mA
I _{DDA}	V _{DDA} Pin Supply Current		5		mA
INPUTS			J	1	
CBLK					
I _{BLKO}	Source Current ($V_{CBLK} = 2V$, $V_{CVBS} = 0V$)		80		μΑ
I _{BLKI}	Sink Current (V _{CBLK} = 2V, V _{CVBS} = 1V))		- 10		μΑ
CVBS	1			1	
CVBSI	Video Input Amplitude (peak to peak)		1		V
CVBSC	Input Capacitance			10	pF
t _{SYNC}	Delay from CVBS to TCS Output from STTV Pin		200		ns
VCLAMP	Clamping Level at Synchro Pulse		0		mV
I _{CLPH}	High Level Clamp Current (CVBS = V _{CLAMP} + 1V) 5				
I _{CLPL}	Low Level Clamp Current (CVBS = V _{CLAMP} - 0.3V) - 400				
MA/SL, POL	, LFB, FFB, VCR/TV				
VIL	Input Voltage Low Level	- 0.3		+ 0.8	V
V _{IH}	Input Voltage High Level	2		V _{DD}	V
١ _{١L}	Input Leakage Current (V _I = 0 to V _{DDD})	- 10		+ 10	μΑ
Cı	Input Capacitance			10	pF
SCL, SDA					
VIL	Input Voltage Low Level	- 0.3		+ 1.5	V
V _{IH}	Input Voltage High Level	3		V _{DD}	V
Ι _{IL}	Input Leakage Current ($V_I = 0$ to V_{DD})	- 10		+ 10	μΑ
f _{SCL}	Clock Frequency (SCL)			100	kHz
t _R , t _F	Input Rise and Fall Time (10 to 90%)			2	μs
CI	Input Capacitance			10	pF
RGB REF					
VI	Input Voltage	V _{DD} - 0.5V	V _{DD}	$V_{DD} + 0.3V$	V
lı	Input Current			50	mA

STV5348 - STV5348/H - STV5348/T

Symbol	Parameter	Min.	Тур.	Max.	Unit
OUTPUTS					
RGB					
Vol	Output Low Voltage (I _{OL} = 2mA)			0.4	V
V _{OH}	Output High Voltage ($I_{OH} = -2mA$, RGB REF = $V_{DD}/2$)	RGB REF - 0.5		RGB REF	V
CL	Load Capacitance			50	pF
t _R , t _F	Rise and Fall Time (10 to 90%)			20	ns
BLAN		1			
V _{OL}	Output Low Voltage (I _{OL} = 2mA)	0		0.4	V
V _{OH}	Output High Voltage (I _{OH} = -0.2mA)	V _{DD} - 0.5			V
CL	Load Capacitance			50	pF
t _R , t _F	Rise and Fall Time (10 to 90%)			20	ns
ODD/EVE	N, STTV, L23, DV				
V _{OL}	Output Low Voltage(I _{OL} = 2mA)	0		0.5	V
V _{OH}	Output High Voltage (I _{OH} = -0.2mA)	V _{DD} - 0.8		V _{DD}	V
CL	Load Capacitance			50	pF
t _R , t _F	Rise and Fall Time (10 to 90%)			20	ns
COR AND	Y (with Pull up to V _{DDD})				
V _{OL}	Output Low Voltage (I _{OL} = 2mA)	0		0.5	V
CL	Load Capacitance			25	pF
t _F	Fall Time ($R_L = 1.2k\Omega$, V_{DDD} - 0.5V to 1.5V)			50	ns
IOLL	Output Leakage Current	-10		+10	μA
SDA		1			
V _{OL}	Output Low Voltage (I _{OL} = 3mA)	0		0.5	V
t⊨	Fall Time (3.0 to 1.0V)			200	ns
CL	Load Capacitance			400	pF
CRYSTAL	DSCILLATOR				1
XTI, XTO					
f _{XTAL}	Crystal Frequency		13.875		MHz
R _{BIAS}	Internal Bias Resistance	0.4	1	3	MΩ
CI	Input Capacitance	0.1		7	pF
TIMING					рі
SERIAL B	US (referred to $V_{IH} = 3V$, $V_{IL} = 1.5V$)		1		1
t _{LOW} t _{HIGH}	Clock : • Low Period • High Period	4 4			μs
t _{SU, DAT}	Data Set-up Time	250			ns
t _{HD, DAT}	Data Hold Time	170			ns
tsu, sto	Stop Set-up Time from Clock High	4			μs
t _{BUF}	Start Set-up Time following a Stop	4			μs
		1	1		1
t _{HD,} STA	Start Hold Time	4			μs

ELECTRICAL CHARACTERISTICS - V_{DD} = 5V, V_{SS} = 0V, T_A = 25°C (continued)

4/22







57







5/22

STV5348 - STV5348/H - STV5348/T



Figure 4 : Master Synchronization Mode - Delivered Composite Synchronization Signal

Figure 5 : Slave Synchronization Mode



Figure 6 : Data Valid Timing (DV)

	Field 0	Field 1	Field 0	
DV for VPS Data	Line 16			5348-08.EPS

FUNCTIONAL DESCRIPTION

I - Displayable Page Memory Map

The organization of a page-memory is shown in Figure 7.

The display area consists of 25 rows of 40 characters per row.

The organization is as follows :

- Row zero contains the page header :

Figure 7 : Page Memory Organization

- The first seven characters (0 6) are used for messages regarding the operational status.
- The eighth character is an alphanumeric control character either "white" or "green" defining the "search" status of the page. When it is "white" the operational state is normal and the header appears white ; when it is "green" the opera-

tional state corresponds to the "search mode" and the header appears green.

- The following twenty-four characters give the header of the requested page when the system is in search mode.
- The last eight characters display the time of day.
- Row number twenty-four is used by the microprocessor for the display of information, or used to display X/24 colored key data according to R0D7 bit.
- Row twenty-five comprises ten bytes of control data concerning the received page (see Table 1) and fourteen free bytes which can be used by the microprocessor.

Fixed characters Alphanumerics white 7 Status 24 characters from page header 8 scrolling for normal, time characters ROW Characters rolling on page search green on search ŧ 24 7 1 8 0 1 2 3 4 5 6 7 8 9 10 11 MAIN PAGE DISPLAY AREA 12 13 14 15 16 17 18 19 20 21 22 23 row free for status (R0D7 = 0) or packet X/24 (R0D7 = 1) 24 10 14 25 4 10 bytes for received 14 bytes free page information for use by μC 57

5348-09.EPS

II - Ghost Row Storage Organization

Row Address of Stored Data	De		nati de	on	Row (Packet) Number		Function		
0	0	0	0	0					
1	0	0	0	1					
2	0	0	1	0					
3	0	0	1	1					
4	0	1	0	0					
5	0	1	0	1					
6	0	1	1	0	X / 26	Enhanced disp	lay facilities		
7	0	1	1	1					
8	1	0	0	0					Page related data
9	1	0	0	1					stored in chapter corresponding to
10	1	0	1	0					level 1 data,
11	1	0	1	1					i.e. For 0 goes in 4 1 " 5
12	1	1	0	0					"2 " "6
13	1	1	0	1					"3 " "7
14	1	1	1	0					
15	0	0	1	0	X / 28	Conditional acc	cess		
16	0	0	0	0		Editorial			
17	0	0	0	1	X / 27	Editorial	Linked pages		
18	0	1	0	0		Composition			
19	0	1	0	1		Composition			
20					X / 24	Page extension stored here if $R0D7 = 0$			
21					X / 25	Page extension	n		
22	0	0	0	0	X / 28	Color definition	1		
23	Х	Х	Х	Х	8 / 30 *	* Broadcasting	service data packet	/	1
24	0	0	0	1	X/28	Character set of	designation		
25 **				Not ı	used				

* Packet 8/30 storage : 8/30/0,1 : chapter 4, row23 8/30/2,3 : chapter 5, row23 8/30/4 to 15 : chapter 6, row23 ** See table 2 for VPS data storage in chapter 5

Table 1 : Row 25 Received Page Control Data Format

		-		-			-			
D0	PU0	PT0	MU0	MT0	HU0	HT0	C7	C11	MAG0	0
D1	PU1	PT1	MU1	MT1	HU1	HT1	C8	C12	MAG1	0
D2	PU2	PT2	MU2	MT2	HU2	C5	C9	C13	MAG2	0
D3	PU3	PT3	MU3	C4	HU3	C6	C10	C14	0	0
D4	HAM	FOUND	0							
D5	0	0	0	0	0	0	0	0	0	PBLF
D6	0	0	0	0	0	0	0	0	0	0
D7	0	0	0	0	0	0	0	0	0	0
COLUMN	0	1	2	3	4	5	6	7	8	9
Develop										

Page number : - MAG = magazine, PU = page units, PT = page tens.

Page sub-code : - MU = minutes units, MT = minutes tens, HU = hours units, HT = hours tens.

PBLF = page being looked for, FOUND = low for page found, HAM = hamming error in byte, C4-14 = control bits.

5348-05.TBL

III - VPS DATA (see Table 2)

VPS data are stored in row 25 chapter 5 as shown in Table 2 when VPS enable bit (D4 of R8 register) is set. VPS data bits are decoded and stored in a received area with biphase error bit.

8/30/2 data are stored as received (without hamming decoding) in Row 23 chapter 5 according to Table 2. .

8/30 packet and VPS data decoding is the responsibility of the control software. The decoder simply stores transmitted data.

IV - I²C Bus Register Map (see Table 3)

Table 2 : PDC Data Storage in Chapter 5

Registers R0 to R10 are write only whilst R11A is

a read/write and R11B is read only.

The automatic succession on a byte by byte basis is indicated by the arrows in Table 3.

In the normal operating mode TB should be set to logic level 0.

After power-up the contents of the registers are as follows : all bits in registers R0 to R11A are cleared to zero with the exception of bits D0 and D1 in registers R5 and R6 which are set to logical one.

After power-up all the memory bytes are preset to hexadecimal value 20H (space) with the exception of the byte corresponding to row 0 of column 7 of chapter 0 which is set to the value corresponding to "alpha white" hexadecimal value 07H.

Column	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
8/30/2 (Row 23)	D		Initial Page					b13	b14	b15	b16	b17	b18	b19	b20	b21	b22	b23	b24	b25
VPS (Row 25)		Received Page Information B11 B12 B13 B14							B	15										
Column	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39
8/30/2 (Row 23)	Status Display																			
VPS (Row 25)	В	4	В	5																
					-															

Table 3 : Register Specification

			1	1	1		
D7	D6	D5	D4	D3	D2	D1	D0
X24 POSITION	FREE RUNNING PLL	0	DISABLE ROLLING HEADER	(1)	EVEN OFF	(1)	SEL 11B
(1)	7 + P/ 8 BIT	ACQ. ON/OFF	GHOST ROW ENABLE	DEW/ FULL FIELD	TCS ON	T1	то
(1)	BANK SELECT A2	ACQ. CCT A1	ACQ. CCT A0	ТВ	START COLUMN SC2	START COLUMN SC1	START COLUMN SC0
(1)	(1)	(1)	PRD4	PRD3	PRD2	PRD1	PRD0
(1)	(1)	(1)	(1)	(1)	A2	A1	A0
BKGND OUT	BKGND IN	COR OUT	COR IN	TEXT OUT	TEXT IN	PON OUT	PON IN
BKGND OUT	BKGND IN	COR OUT	COR IN	TEXT OUT	TEXT IN	PON OUT	PON IN
STATUS ROW BTMTOP	CUR <u>SOR</u> ON/OFF	CONCEAL/ REVEAL	TOP/ BOTTOM	SINGLE/ DOUBLE HEIGHT	BOX ON 24	BOX ON 1-23	BOX ON 0
(1)	(1)	(1)	VPS ENABLE	CLEAR MEM.	A2	A1	A0
(1)	(1)	(1)	R4	R3	R2	R1	R0
(1)	(1)	C5	C4	C3	C2	C1	C0
D7 (R/W)	D6 (R/W)	D5 (R/W)	D4 (R/W)	D3 (R/W)	D2 (R/W)	D1 (R/W)	D0 (R/W)
60Hz	0	0	0	0	0	DATA QUAL	V _{cs} QUAL

R0	Mode 0
R1	Mode 1
R2	Page request address
R3	Page request data
R4	Display chapter
R5	Display control (normal)
R6	Display control (newsflash / subtitle)
R7	Display mode
R8	Active chapter
R9	Active row
R10	Active column
R11A	Active data
R11B	Status

5348-07.TBI

5348-11.TBI

(1) Reserved register bits : must be set to 0

IV - I²C Bus Register Map (continued) IV.1 - Registers Functions

Register	Function	Bit(s)	Description				
		SEL 11B (D0)	Selection of register 11B (D0 = 1) or 11A (D0 = 0)				
5.0		EVEN OFF (D2)	Control of ODD/EVEN pin : EVEN signal output (D2 = 0) or grounded (D2 = 1)				
R0 Address 00H	R11 adressing and pin functions control	DISABLE ROLLING HEADER	D4 = 1, Disable rolling header D4 = 0, Normal operation				
		FREE RUNNING PLL (D6)	D6 = 0, PLL locks on line frequency D6 = 1, to force free running mode				
		X/24 POSITION (D7)	D7 = 0, packet X/24 stored to chapter 4 to 7/row 20 D7 = 1, packet X/24 stored to chapter 0 to 3/row 24				
		T1 (D1) T0 (D0) 0 0 0 1 1 0 1 1	Character display line control : 312.5/312.5 line MIX - mode with interlace 312/313 line TEXT - mode without interlace 312/312 line Terminal mode without interlace External synchronization. SCS mode (scan field synchro)				
R1 Address 01H	Operating mode controls	TCS ON (D2)	Master Mode (\overline{MA} /SL Pin 2 = 0) case POL Pin 4 <u>= 0</u> D2 = 0, Pin 5 = \underline{VCS} D2 = 1, Pin 5 = TCS Slave Mode (MA /SL Pin 2 = V _{DD}) No effect				
		DEW / FULLFIELD (D3)	Selection of field flyback mode or full channel mode (D3 = 1) for recovering of Teletext data.				
		GHOST ROW ENABLE (D4)	Selection of ghost row mode (D4 = 1)				
		ACQUISITION ON / OFF (D5)	Control of acquisition operation (D5 = 0 enables acquisition)				
		7bits+parity or 8 bits without parity (D6)	Selection of received data format either 7 bits with parity $(D6 = 0)$ or 8 bits without parity $(D6 = 1)$.				
		SC0, SC1, SC2 (D0, D1, D2)	Address the first column of the on chip page request RA to be written.				
R2	Addressing	TB (D3)	Test bit equal to "0" in the normal working mode.				
Address 02H	information for a page request	A0, A1 (D4, D5)	Address a group of four consecutive pages currently use for data acquisition.				
		A2 (D6)	Address of one of the two groups of four pages for acquisition in normal mode.				
R3 Address 03H	Data relative to the requested page (see Table 3)	PRD0 - PRD4 (D0 - D4)	Written data in the page request RAM, starting with the columns addressed by SC0,SC1,SC2.				
R4 Address 04H	Selection of one of eight pages to display	A0, A1, A2 (D0, D1, D2)	Chapter selection.				
		PON (D0, D1)	Picture on (IN: D0, OUT: D1)				
R5	Display control for	TEXT (D2, D3)	Text on (IN: D2, OUT: D3)				
Address 05H	normal operation	COR (D4, D5)	Contrast reduction on (IN: D4, OUT: D5)				
		BKGND (D6, D7)	Background color on (IN: D6, OUT: D7)				
		IN / OUT	Enable inside/outside the box				
R6 Address 06H	Display control for news-flash subtitle generation	See R5	See R5				



IV - I²C Bus Register Map (continued)

IV.1 - Registers Functions (continued)

Register	Function	Bit(s)	Description			
	Display mode	BOX ON 0, 1-23,24 (D0, D1, D2)	The "boxing" function is enabled on row 0,1-23 and 24 by D0, D1 and D2 set to one.			
R7 Address		TOP / BOTTOM Single/ Double Height (D4/D3)	X0 = Normal 01 = double height Rows 0 to 11 11 = double height Rows 12 to 23			
07H		Conceal / Reveal (D5) Conceal Reveal Function				
		Cursor ON/OFF (D6) Cursor position given by row/column value of R9				
		<u>STA</u> TUS ROW BTM / TOP (D7)	The row 24 is displayed before the "Main text Area" (lines $0-23$) or after (D7 = 0).			
	Memory access	VPS Enable (D4)	D4 = 1 Enable VPS acquisition and DV signal output.			
R8		Clear Memory (D3)	D4 = 1 Clear memory. Chapter selected with A2A1A0 (D2, D1, D0) R4.			
		Chapter Address (D2, D1, D0)	Chapter selection			
R9 to R11A Address 08H to 0BH*	Active row addres Data contained in	Active row address (R9), active column address (R10). Data contained in R11A read (written) from (to) memory by microprocessor via I ² C.				
D44D		VCS QUAL (D0)	Good VCS quality signal detected ($D0 = 1$). Bad VCS quality signal detected ($D0 = 0$).			
R11B Address 0BH*	Status	DATA QUAL (D1)	Good TELETEXT signal (D1 = 1). Bad TELETEXT signal (D1 = 0).			
		50/60Hz (D7)	If D1 = 0 frame frequency is 50Hz (only valid with good VCS)			

* Reading of R11A or R11B is determined by register 0, bit D0. However, write operation is always performed on R11A register.

Table 4 : Register R3

START COLUMN	PRD4	PRD3	PRD2	PRD1	PRD0
0	Do care magazine	HOLD	MAG2	MAG1	MAG0
1	Do care page tens	PT3	PT2	PT1	PT0
2	Do care page units	PU3	PU2	PU1	PU0
3	Do care hours tens	Х	Х	HT1	HT0
4	Do care hours units	HU3	HU2	HU1	HU0
5	Do care minutes tens	Х	MT2	MT1	MT0
6	Do care minutes units	MU3	MU2	MU1	MU0

The abbreviations have the same significance as in Table 1 with the exception of the "DO CARE" entries. It is only when this bit is "1" that the corresponding digit is taken into consideration on page request. For example, a page defined as "normal" or one defined as "timed" may be selected.

If "HOLD" is low the page is held. The addressing of successive bytes via the I²C is automatic.

V - Character Sets

The complete character set with 8-bit decoding is given in Table 5.

Characters in columns 0 and 1 are normally displayed as blanks. Black dots represent the character shape whereas white dots represent the background.

Each character can be identified by a pair of corre-

sponding row and column integers : for example the character "3" may be indicated by 3/3.

A rectangle may be represented as follows :

The characters 8/6, 8/7, 9/5, 9/7 are used as special characters, always in conjunction with 8/5. The 13 national characters are placed in columns with bit 8 = 0.

11/22

5348-10.TBL

Table 5 : STV5348 Complete Character Set (with 8 bit codes) - West European Languages



These control characters are reserved for compatibility with other data codes.
 These control characters are provided before each row begins.

These control characters are presumed before each row begins

 \mathbf{H} :Ш þ Ŷ Ľ Þ٢)-1 12 ∇ 5 ÞŪ 7] 0 ÞŲ _N_(:0 ÞN 凯 ЯŪ :0 ¥] Π ∥ŀŲ •[] 4 TΝ 0 ¢ ١IJ Π 13 Π ٠ 0 0 ÞŪ P þ 42 ÞU . 0 41 ი άΠ Π 0 0 CD1 Ċ œ 0 7a 3 0 Ω. H Ο E. 6a 0 σ П Y ۵ С Ο 0 Γ Ĺ ادم ر 9 0 Ľ х CT . L ß ٩, -0 0 0 η Ш CL 0 0 ~ За 0 0 -Π m Dh ը, 0 1 ĉ 0 0 2a 0 0 ø X 0 ¥ Д # ÷ 2 h Y r ٦. 0 1 ħ R 0 new background continuous graphics separated graphics black background graphics red graphics yellow graphics blue graphics magenta graphics white graphics green graphics conceal display hold graphics graphics black release graphics c cyan ESC -0 0 S S S S S č S alphanumerics 0 magenta alphanumeri white nanumer ŏq õq normal height hanume alphanume red do uble height yellow steady 0 black green alphanum alphanum blue alphanum cyan flash S ΩI 2 start end C 0 alph alph **+ + +** 9 7 5 13 4 15 4 c 2 ო 4 ŝ 9 ~ œ ი 0 0 0 0 0 0 0 0 à •_5 0 0 ~ ~ 0 0 . 0 0 . 0 0 <u>-</u> ~ 0 0 0 0 . --~ 0 0 0 0 ~ ~ ~ ~ ő 0 0 0 . ~ *~* ~ *~* ~ ~ 0 ന–⊢ഗ 0 0 0 b 4 0 Case using C12 C13 C14 = 001 (Rumanian Set)

Table 6 : STV5348/H Complete Character Set (with 8 bit codes) - East European Languages

These control characters are reserved for compatibility with other data codes. **

These control characters are presumed before each row begins

5348-??.EPS

13/22

Table 7 : STV5348/T Complete Character Set (with 8 bit codes) - Turkish European Languages



* These control characters are reserved for compatibility with other data codes.

These control characters are presumed before each row begins

5348-??.EPS

The basic set of the 96 characters is shown in Table 8.The location of the 13 national characters

are shown in Table 8 whilst full national character sets are depicted in Tables 9, 10 and 11.



 Table 8 : Basic character set.

 Table 9 : STV5348 Character Set - West European Languages



Note 1: Where PHCB are the Page Header Control bits. Other Combinations default to English. Only the above characters change with the PHCB. All others characters in the basic set are shown in Table 5.



Table 10: STV5348/H Character Set -East European Languages

	7/14						
	7/13						
	7/12						
	7/11						
(MO)	6/0						
CHARACTER POSITION (COLUMN/ROW)	5/15						
) NOITISO	5/14						
RACTER F	5/13						
CHA	5/12						
	5/11						
	4/0						
	2/4						
	2/3						
	C14	0	-	0	-	0	~
PHCB (1)	C13	0	0	-	0	-	~
ш	C12	0	0	0	+	-	~
		POLISH	GERMAN	SWEDISH	SE RBO-CROAT	CZECHOSLOVAK	RUMANIAM

Table 11: STV5348/T Character Set -Turkish European Languages



^{5348-??.}EPS

Where PHCB are the Page Header Control bits. Other Combinations default to German. Only the above characters Note 1: change with the PHCB. All others characters in the basic set are

5348-??.EPS

Where PHCB are the Page Header Control bits. Other Combinations default to Turkish. Only the above characters change with the PHCB. All others characters in the basic set are shown in Table 7.

57

shown in Table 7.

Note 1:

STV5348 - STV5348/H - STV5348/T

FUNCTIONAL DESCRIPTION (continued)

Figure 8 : Character Format



I/O PIN ELECTRICAL SCHEMATICS

Figure 9 : Analog 1 (CVBS)



Figure 11 : Input A



Figure 13 : PRGB



Figure 15 : INOUT



Figure 10 : Analog 2 (CBLK)



Figure 12 : Input D



Figure 14 : P???



STV5348 - STV5348/H - STV5348/T

I/O PIN ELECTRICAL SCHEMATICS (continued) Figure 16 : PSCL



APPLICATION DIAGRAM



Remark : all the power supply inputs must be switched on at the same time (connected to the same source).

PACKAGE MECHANICAL DATA

28 PINS - PLASTIC DIP



Dimensions		Millimeters			Inches		
Dimensions	Min.	Тур.	Max.	Min.	Тур.	Max.	
a1		0.63			0.025		
b		0.45			0.018		
b1	0.23		0.31	0.009		0.012	
b2		1.27			0.050		
D			37.4			1.470	
E	15.2		16.68	0.598		0.657	
е		2.54			0.100		
e3		33.02			1.300		
F			14.1			0.555	
I		4.445			0.175		8.TBL
L		3.3			0.130		DIP28.TBL

PACKAGE MECHANICAL DATA

28 PINS - PLASTIC MICROPACKAGE (SO)



Dimensions	Millimeters			Inches			
	Min.	Тур.	Max.	Min.	Тур.	Max.	
А			2.65			0.104	
a1	0.1		0.3	0.004		0.012	
b	0.35		0.49	0.014		0.019	
b1	0.23		0.32	0.009		0.013	
С		0.5			0.020		
c1			45 [°]	(typ.)			
D	17.7		18.1	0.697		0.713	
E	10		10.65	0.394		0.419	
е		1.27			0.050		
e3		16.51			0.65		
F	7.4		7.6	0.291		0.299	
L	0.4		1.27	0.016		0.050	
S	0.4 1.27 0.016 0.050 8° (max.)						

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No licence is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

© 1998 STMicroelectronics - All Rights Reserved

Purchase of I²C Components of STMicroelectronics, conveys a license under the Philips I²C Patent. Rights to use these components in a I²C system, is granted provided that the system conforms to the I²C Standard Specifications as defined by Philips.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.